{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T23:30:53Z","timestamp":1648510253923},"reference-count":10,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90107-x","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"541-546","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing cache parameters using CAE workstations"],"prefix":"10.1016","volume":"24","author":[{"given":"Thomas","family":"Bemmerl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Bonk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90107-X_BIB1","series-title":"Operating Systems Theory","author":"Coffman","year":"1973"},{"issue":"11","key":"10.1016\/0165-6074(88)90107-X_BIB2","first-page":"3161","article-title":"Determining the optimum capacity of a cache memory","volume":"17","author":"Chow","year":"1975","journal-title":"IBM Techn. Disclosure Bull."},{"key":"10.1016\/0165-6074(88)90107-X_BIB3","first-page":"69","article-title":"Physical modeling systems let you plug VLSI chips into your workstation's logic","author":"Freeman","year":"1984","journal-title":"EDN"},{"key":"10.1016\/0165-6074(88)90107-X_BIB4","article-title":"CAE station uses real chips to simulate VLSI-based systems","author":"Harding","year":"1984","journal-title":"Electronic Design"},{"key":"10.1016\/0165-6074(88)90107-X_BIB5","series-title":"Proc. 11th An. Symp. on Computer Architecture","first-page":"158","article-title":"Experimental evaluation of on-chip microprocessor cache memories","author":"Hill","year":"1984"},{"key":"10.1016\/0165-6074(88)90107-X_BIB6","article-title":"OMF386 Object Module Format","author":"Intel Corp","year":"1986","journal-title":"Technical Specification"},{"key":"10.1016\/0165-6074(88)90107-X_BIB7","article-title":"80386 Hardware Design Workshop","author":"Intel Corp","year":"1987","journal-title":"Notebook"},{"issue":"No. 3","key":"10.1016\/0165-6074(88)90107-X_BIB8","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache Memories","volume":"Vol. 14","author":"Smith","year":"1982","journal-title":"Computing Surveys"},{"issue":"No. 9","key":"10.1016\/0165-6074(88)90107-X_BIB9","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/TC.1987.5009537","article-title":"Line Size Choice for CPU Cache Memories","volume":"Vol. C-36","author":"Smith","year":"1987","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/0165-6074(88)90107-X_BIB10","series-title":"Design Automation Conference","article-title":"PMX: A Hardware Solution to the VLSI Model Availability","author":"Stoll","year":"1986"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748890107X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748890107X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:53:43Z","timestamp":1551088423000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560748890107X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":10,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["016560748890107X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90107-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}