{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:28:26Z","timestamp":1757626106452,"version":"3.44.0"},"reference-count":13,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100007272","name":"Comisi\u00f3n Asesora de Investigaci\u00f3n Cient\u00edfica y T\u00e9cnica","doi-asserted-by":"publisher","award":["PA85-0314"],"award-info":[{"award-number":["PA85-0314"]}],"id":[{"id":"10.13039\/501100007272","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90113-5","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"573-580","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Designing a branch target buffer for executing branches with zero time cost in a RISC processor"],"prefix":"10.1016","volume":"24","author":[{"given":"Jordi","family":"Cortadella","sequence":"first","affiliation":[]},{"given":"Teodor","family":"Jov\u00e9","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1981","series-title":"The Architecture of Pipelined Computers","author":"Kogge","key":"10.1016\/0165-6074(88)90113-5_BIB1"},{"issue":"No. 7","key":"10.1016\/0165-6074(88)90113-5_BIB2","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1981.1675827","article-title":"Trace Scheduling: A Technique for Global Microcode Compaction","volume":"Vol. C-30","author":"Fisher","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(88)90113-5_BIB3","series-title":"Proc. 13th Int. Symp. on Computer Architecture","article-title":"Reducing the Cost of Branches","author":"McFarling","year":"1986"},{"article-title":"Reduced Instruction Set Computer Architectures for VLSI","year":"1983","author":"Katevenis","key":"10.1016\/0165-6074(88)90113-5_BIB4"},{"key":"10.1016\/0165-6074(88)90113-5_BIB5","doi-asserted-by":"crossref","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","author":"Patterson","year":"1982","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(88)90113-5_BIB6","series-title":"Proc. 14th Int. Symp. on Computer Architecture","article-title":"Architectural Tradeoffs in the Design of MIPS-X","author":"Chow","year":"1987"},{"key":"10.1016\/0165-6074(88)90113-5_BIB7","article-title":"Optimizing Delayed Branches","volume":"15","author":"Gross","year":"1982"},{"year":"1979","series-title":"The MU5 Computer System","author":"Morris","key":"10.1016\/0165-6074(88)90113-5_BIB8"},{"key":"10.1016\/0165-6074(88)90113-5_BIB9","doi-asserted-by":"crossref","DOI":"10.1109\/MM.1987.304878","article-title":"System Considerations in the Design of the Am29000","author":"Johnson","year":"1987","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(88)90113-5_BIB10","series-title":"Proc. 8th. Ann. Symp. on Computer Architecture","article-title":"A Study of Branch Prediction Strategies","author":"Smith","year":"1981"},{"issue":"No. 1","key":"10.1016\/0165-6074(88)90113-5_BIB11","doi-asserted-by":"crossref","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch Prediction Strategies and Branch Target Buffer Design","volume":"Vol 17","author":"Lee","year":"1984","journal-title":"IEEE Computer"},{"issue":"11","key":"10.1016\/0165-6074(88)90113-5_BIB12","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1983.1676149","article-title":"Strategies for Managing the Register File in RISC","volume":"C-32","author":"Tamir","year":"1983","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(88)90113-5_BIB13","series-title":"Proc. 1987 Stanford Conference on Advanced Research in VLSI","article-title":"On-chip Instruction Caches for High Performance Processors","author":"Agarwal","year":"1987"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901135?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901135?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:38:09Z","timestamp":1757450289000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488901135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":13,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488901135"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90113-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"type":"print","value":"0165-6074"}],"subject":[],"published":{"date-parts":[[1988,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Designing a branch target buffer for executing branches with zero time cost in a RISC processor","name":"articletitle","label":"Article Title"},{"value":"Microprocessing and Microprogramming","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0165-6074(88)90113-5","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1988 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}