{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T13:20:30Z","timestamp":1648646430834},"reference-count":16,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90114-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"581-588","source":"Crossref","is-referenced-by-count":1,"title":["The architecture of RIG: A RISC for image generation in a multi-microprocessor environment"],"prefix":"10.1016","volume":"24","author":[{"given":"M.L","family":"Anido","sequence":"first","affiliation":[]},{"given":"D.J","family":"Allerton","sequence":"additional","affiliation":[]},{"given":"E.J","family":"Zaluska","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90114-7_BIB1","series-title":"Principles of Interactive Computer Graphics","author":"Newman","year":"1980"},{"key":"10.1016\/0165-6074(88)90114-7_BIB2","series-title":"Fundamentals of Interactive Computer Graphics","author":"Foley","year":"1984"},{"key":"10.1016\/0165-6074(88)90114-7_BIB3","first-page":"349","article-title":"The RISC II Microarchitecture","volume":"83","author":"Katevenis","year":"1983"},{"key":"10.1016\/0165-6074(88)90114-7_BIB4","series-title":"IEE Int. Conf. Simulators","article-title":"A multi-processor Approach to Image Generation","author":"Allerton","year":"1986"},{"key":"10.1016\/0165-6074(88)90114-7_BIB5","first-page":"29","article-title":"Computer Image Generation For Flight Simulation","author":"Schachter","year":"1981"},{"key":"10.1016\/0165-6074(88)90114-7_BIB6","article-title":"A Multiple Application Graphics Integrated Circuit-MAGIC II","author":"Finch","year":"1988"},{"issue":"No. 2","key":"10.1016\/0165-6074(88)90114-7_BIB7","first-page":"25","article-title":"Structuring a VLSI system architecture","volume":"Vol. 1","author":"Clark","year":"1980","journal-title":"Lambda"},{"key":"10.1016\/0165-6074(88)90114-7_BIB8","series-title":"Proc. of SIGGRAPH 82","first-page":"127","article-title":"The Geometry Engine: A VLSI Geometry System for Graphics","author":"Clark","year":"1982"},{"key":"10.1016\/0165-6074(88)90114-7_BIB9","first-page":"17","article-title":"Computer Image Generation in Real Time","author":"Allerton","year":"1985"},{"key":"10.1016\/0165-6074(88)90114-7_BIB10","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","author":"Patterson","year":"1982","journal-title":"Computer"},{"key":"10.1016\/0165-6074(88)90114-7_BIB11","first-page":"1","article-title":"Outlining a VLSI RISC suitable for Real-Time Image Geometric Computations","author":"Anido","year":"1987"},{"key":"10.1016\/0165-6074(88)90114-7_BIB12","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/JSSC.1985.1052341","article-title":"A 16\u00d716 Pipelined Multiplier Macrocell","author":"Henlin","year":"1985","journal-title":"IEEE Journal on Solid-State Circuits"},{"key":"10.1016\/0165-6074(88)90114-7_BIB13","series-title":"Conf. on Advanced Research in VLSI","first-page":"53","article-title":"Datapath Design for RISC","author":"Sherburne","year":"1982"},{"key":"10.1016\/0165-6074(88)90114-7_BIB14","unstructured":"Folger, D., Basart, E., \u201cComputer Architecture-Designing for Speed\u201d, 26th. Computer Society Int. Conf., IEEE (Compcon, Spring 83), San Francisco, Ca, pp. 25\u201331."},{"issue":"12","key":"10.1016\/0165-6074(88)90114-7_BIB15","doi-asserted-by":"crossref","first-page":"1221","DOI":"10.1109\/TC.1984.1676395","article-title":"VLSI Processor Architecture","volume":"c-33","author":"Hennessy","year":"1984","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/0165-6074(88)90114-7_BIB16","series-title":"3rd. Very Large Scale Integration Conf. Caltech","first-page":"33","article-title":"Design of a High Performance VLSI Processor","author":"Hennessy","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901147?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901147?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:53:40Z","timestamp":1551088420000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488901147"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":16,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488901147"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90114-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}