{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T10:02:19Z","timestamp":1648893739751},"reference-count":9,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90123-8","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"637-645","source":"Crossref","is-referenced-by-count":2,"title":["Design and implementation of a VLSI serial multiplier for fixed point numbers with self-checking capability"],"prefix":"10.1016","volume":"24","author":[{"given":"Luca","family":"Breveglieri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90123-8_BIB1","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/TCOM.1976.1093315","article-title":"Two's Complement Pipeline Multipliers","author":"Lyon","year":"1976","journal-title":"IEEE Trans. on Communications"},{"key":"10.1016\/0165-6074(88)90123-8_BIB2","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1109\/JSSC.1985.1052377","article-title":"A CMOS Design Strategy for Bit-Serial Signal-Processing","author":"Murray","year":"1985","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"10.1016\/0165-6074(88)90123-8_BIB3","series-title":"Proc. ARITH-6","article-title":"Some Schemes for Fast Serial Input Multipliers","author":"Dadda","year":"1983"},{"key":"10.1016\/0165-6074(88)90123-8_BIB4","series-title":"Proc. ARITH-7","article-title":"Fast Multipliers for Two's Complement Numbers in Serial Form","author":"Dadda","year":"1985"},{"key":"10.1016\/0165-6074(88)90123-8_BIB5","article-title":"A Serial Input Pipelined Multiplier","author":"Dadda","year":"1987"},{"key":"10.1016\/0165-6074(88)90123-8_BIB6","unstructured":"V. Piuri, R. Stefanelli, G. Traverso, \u201cError Detection in Serial Multipliers and in Systolic Arrays: an Approach Based upon AN Codes\u201d Euromicro Journal, April 88."},{"key":"10.1016\/0165-6074(88)90123-8_BIB7","series-title":"Computer Arithmetic: Principles, Architecture and Design","author":"Hwang","year":"1979"},{"key":"10.1016\/0165-6074(88)90123-8_BIB8","series-title":"Principles of CMOS VLSI Design, a Systems Perspective","author":"Weste","year":"1985"},{"key":"10.1016\/0165-6074(88)90123-8_BIB9","first-page":"236","article-title":"Error Correcting Codes","author":"Peterson","year":"1961"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901238?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901238?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:53:34Z","timestamp":1551070414000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488901238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":9,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488901238"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90123-8","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}