{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T08:44:51Z","timestamp":1648802691792},"reference-count":29,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90133-0","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"701-707","source":"Crossref","is-referenced-by-count":0,"title":["A language coprocessor as a HLL directed architecture"],"prefix":"10.1016","volume":"24","author":[{"given":"E.H","family":"Debaere","sequence":"first","affiliation":[]}],"member":"78","reference":[{"issue":"no. 8","key":"10.1016\/0165-6074(88)90133-0_BIB1","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1109\/PGEC.1967.264670","article-title":"System design of a FORTRAN machine","volume":"vol. 16","author":"Bashkow","year":"1967","journal-title":"IEEE Trans. on Computers (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB2","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1016\/0165-6074(83)90113-8","article-title":"A high-level language architecture for time-critical dedicated micro-processing","volume":"vol. 12","author":"Milutinovic","year":"1983","journal-title":"Microprocessing and microprogramming (Netherlands)"},{"issue":"7","key":"10.1016\/0165-6074(88)90133-0_BIB3","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/C-M.1981.220525","article-title":"Programming languages and direct-execution computer architectures","volume":"vol. 14","author":"Chu","year":"1981","journal-title":"IEEE Computer (USA)"},{"issue":"no. 8","key":"10.1016\/0165-6074(88)90133-0_BIB4","doi-asserted-by":"crossref","first-page":"759","DOI":"10.1109\/T-C.1974.224032","article-title":"\u2018Ideal\u2019 directly executed languages: an analytical argument for emulatiion","volume":"vol. 23","author":"Hoevel","year":"1974","journal-title":"IEEE Trans. on Computers (USA)"},{"issue":"4","key":"10.1016\/0165-6074(88)90133-0_BIB5","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1014194.800928","article-title":"The processor instruction set","volume":"vol. 13","author":"Wilkes","year":"1982","journal-title":"SGMICRO Newsl. (USA)"},{"issue":"4","key":"10.1016\/0165-6074(88)90133-0_BIB6","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/1096419.1096430","article-title":"HLLDA defies RISC: thoughts on RISCs, CISCs and HLLDAs","volume":"vol. 14","author":"Hopkins","year":"1983","journal-title":"SIGMICRO Newsl. (USA)"},{"issue":"8","key":"10.1016\/0165-6074(88)90133-0_BIB7","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/MC.1986.1663310","article-title":"A survey of advanced microprocessors and HLL computer architectures","volume":"vol. 19","author":"Silbey","year":"1986","journal-title":"IEEE Computer (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB8","article-title":"The Personal Computer Lilith","author":"Wirth","year":"1981","journal-title":"Technical report ETH"},{"issue":"1","key":"10.1016\/0165-6074(88)90133-0_BIB9","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.1987.1663356","article-title":"Symbolics architecture","volume":"vol. 20","author":"Moon","year":"1987","journal-title":"IEEE Computer (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB10","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/BF03037382","article-title":"Sequential Prolog machine PEK","volume":"vol. 4","author":"Kaneda","year":"1986","journal-title":"New generation computing"},{"issue":"2","key":"10.1016\/0165-6074(88)90133-0_BIB11","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/TC.1983.1676200","article-title":"Execution architecture: the DELTRAN experiment","volume":"vol. C-32","author":"Flynn","year":"1983","journal-title":"IEEE Trans. on Computers (USA)"},{"issue":"no. 4","key":"10.1016\/0165-6074(88)90133-0_BIB12","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1147\/rd.314.0420","article-title":"Reducing execution parameters through correspondence in computer architecture","volume":"vol. 31","author":"Wakefield","year":"1987","journal-title":"IBM Journal of Research and Development (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB13","series-title":"Chill, eine moderne Programmiersprache f\u00fcr die Systemtechnik","author":"Sammer","year":"1982"},{"issue":"1","key":"10.1016\/0165-6074(88)90133-0_BIB14","first-page":"71","article-title":"Language specific ICs: Optimal execution solution","volume":"vol. 16","author":"Wilson","year":"1986","journal-title":"Digital Design. (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB15","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1016\/0165-6074(83)90110-2","article-title":"A classification of interpreter systems","volume":"vol. 12","author":"Hoffmann","year":"1983","journal-title":"Microprocessing and Microprogramming (Netherlands)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB16","series-title":"Pascal implementation: the P4 compiler","author":"Pemberton","year":"1982"},{"key":"10.1016\/0165-6074(88)90133-0_BIB17","series-title":"Proc. European Simulation Multiconference","article-title":"The extension of the coprocessor concept to the instruction path","author":"Debaere","year":"1988"},{"issue":"8","key":"10.1016\/0165-6074(88)90133-0_BIB18","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/TC.1984.5009357","article-title":"An instruction fetch unit for a high-performance personal computer","volume":"vol. C-33","author":"Lampson","year":"1984","journal-title":"IEEE Trans. on Computers (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB19","series-title":"Proc. 13th annual international symposium on computer architecture","article-title":"An instruction fetch unit for a graph reduction machine","author":"Thakkar","year":"1986"},{"key":"10.1016\/0165-6074(88)90133-0_BIB20","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1016\/0165-6074(86)90029-3","article-title":"A Prolog preprocessor for Warren's abstract instruction set","volume":"vol. 18","author":"Kn\u00f6dler","year":"1986","journal-title":"Microprocessing and Microprogramming (Netherlands)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB21","series-title":"Proc. 8th ann. symposium on computer architecture","first-page":"443","article-title":"RISC I: A reduced instruction set VLSI computer","author":"Patterson","year":"1981"},{"issue":"10","key":"10.1016\/0165-6074(88)90133-0_BIB22","doi-asserted-by":"crossref","first-page":"978","DOI":"10.1145\/6617.6619","article-title":"Microprocessor architectures: a comparison based on code generation by compiler","volume":"vol. 29","author":"Wirth","year":"1986","journal-title":"Communications ACM (USA)"},{"issue":"9","key":"10.1016\/0165-6074(88)90133-0_BIB23","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MC.1987.1663696","article-title":"And now a case for more complex instruction sets","volume":"vol. 20","author":"Flynn","year":"1987","journal-title":"IEEE Computer (USA)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB24","article-title":"Driemaandelijks aktiviteitsverslag, spilprogramma robotica, robotsturing IWONL conventie 4930","author":"Blomme","year":"1987"},{"issue":"no. 3","key":"10.1016\/0165-6074(88)90133-0_BIB25","first-page":"40","article-title":"Instruction generation technique speeds program execution","volume":"vol. 33","author":"Bursky","year":"1985","journal-title":"Electronic Design"},{"issue":"24","key":"10.1016\/0165-6074(88)90133-0_BIB26","doi-asserted-by":"crossref","first-page":"1302","DOI":"10.1049\/el:19860893","article-title":"Language Coprocessor for Interpretive Execution of Modula-2 Programs","volume":"vol. 22","author":"Debaere","year":"1986","journal-title":"IEE Electronics Letters"},{"issue":"no. 6","key":"10.1016\/0165-6074(88)90133-0_BIB27","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1016\/0141-9331(87)90474-1","article-title":"Language coprocessor to support the interpretation of Modula-2 programs","volume":"vol. 11","author":"Van Campenhout","year":"1987","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/0165-6074(88)90133-0_BIB28","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1016\/0165-6074(87)90096-2","article-title":"A Language Coprocessor for the Interpretation of Threaded Code","volume":"vol. 21","author":"Debaere","year":"1987","journal-title":"Microprocessing and Microprogramming (Netherlands)"},{"key":"10.1016\/0165-6074(88)90133-0_BIB29","series-title":"Proc. Parallel Computing '85","first-page":"389","article-title":"The combination of interpretation and multiprocessing: a marriage of reason?","author":"Van Campenhout","year":"1986"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901330?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901330?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:53:30Z","timestamp":1551088410000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488901330"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":29,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488901330"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90133-0","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}