{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T19:59:38Z","timestamp":1648843178276},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,8,1]],"date-time":"1988-08-01T00:00:00Z","timestamp":586396800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,8]]},"DOI":"10.1016\/0165-6074(88)90146-9","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"767-772","source":"Crossref","is-referenced-by-count":0,"title":["Closing the semantic gap"],"prefix":"10.1016","volume":"24","author":[{"given":"Paul","family":"Loewenstein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Fox","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90146-9_BIB1","series-title":"Logic Minimization Algorithms For VLSI Synthesis","author":"Brayton","year":"1984"},{"key":"10.1016\/0165-6074(88)90146-9_BIB2","unstructured":"M. Sheeran. \u03bcFP - An Algebraic VLSI Design Language, Technical Monograph PRG-39, Oxford University Computer Laboratory."},{"key":"10.1016\/0165-6074(88)90146-9_BIB3","article-title":"The Ethernet Specification: A Local Area Network Data Link and Physical Link Layer Specifications","author":"Xerox Corporation","year":"1982"},{"key":"10.1016\/0165-6074(88)90146-9_BIB4","article-title":"Symbolic Design Of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros","author":"DeMicheli","year":"1986","journal-title":"IEEE Transactions On CAD\/ICAS"},{"key":"10.1016\/0165-6074(88)90146-9_BIB5","series-title":"VLSI Specification, Verification and Synthesis","article-title":"HOL: a proof generating system for higher-order logic","author":"Gordon","year":"1988"},{"key":"10.1016\/0165-6074(88)90146-9_BIB6","article-title":"HOL A Machine Oriented Formulation Of Higher Order Logic","volume":"68","author":"Gordon","year":"1985"},{"key":"10.1016\/0165-6074(88)90146-9_BIB7","first-page":"122","article-title":"Principles of Functional Programming","author":"Glaser","year":"1984"},{"key":"10.1016\/0165-6074(88)90146-9_BIB8","unstructured":"P. Loewenstein. Arbitarily High Level Synthesis In A Theorem Proving Environment, submitted ICCAD 88."},{"key":"10.1016\/0165-6074(88)90146-9_BIB9","unstructured":"W. Hunt. The Mechanical Verification Of a Microprocessor Design. In D. Barrione, editor, From HDL Descriptions to Guaranteed Circuit Designs Elsevier Science Publishers B. V. (North-Holland)."},{"key":"10.1016\/0165-6074(88)90146-9_BIB10","series-title":"Design Systems For VLSI Synthesis","article-title":"Algorithms For Multi-Level Logic Synthesis and Organization","author":"Brayton","year":"1986"},{"key":"10.1016\/0165-6074(88)90146-9_BIB11","doi-asserted-by":"crossref","DOI":"10.1109\/TEC.1959.5219515","article-title":"The Residue Number System","author":"Garner","year":"1959","journal-title":"IRE Trans. ECJune"},{"key":"10.1016\/0165-6074(88)90146-9_BIB12","series-title":"Algebraic Structure Theory of Sequential Machines","author":"Hartmanis","year":"1966"},{"issue":"No. 9","key":"10.1016\/0165-6074(88)90146-9_BIB13","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1109\/TC.1981.1675861","article-title":"Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays","volume":"Vol C-30","author":"Sasao","year":"1981","journal-title":"IEEE Transactions On Computers"},{"key":"10.1016\/0165-6074(88)90146-9_BIB14","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/321172.321183","article-title":"Lattice Properties of Sequential Machines","author":"Farr","year":"1963","journal-title":"Journal ACM"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901469?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488901469?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:53:22Z","timestamp":1551070402000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488901469"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,8]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,8]]}},"alternative-id":["0165607488901469"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90146-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,8]]}}}