{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T09:14:39Z","timestamp":1649063679191},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1988,3,1]],"date-time":"1988-03-01T00:00:00Z","timestamp":573177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,3]]},"DOI":"10.1016\/0165-6074(88)90328-6","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"15-20","source":"Crossref","is-referenced-by-count":0,"title":["A technology description method for generalized layout \/ circuit relations"],"prefix":"10.1016","volume":"23","author":[{"given":"J","family":"Bl\u00f6del","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.W","family":"Hartenstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W","family":"Nebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Ryba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90328-6_BIB1","series-title":"ACM IEEE 18th Design Automation Conference","article-title":"Circuit Recognition and Verification Based on Layout Information","author":"Ablasser","year":"1981"},{"key":"10.1016\/0165-6074(88)90328-6_BIB2","series-title":"Caltech Conference on VLSI","article-title":"Functional Verification in an Interactive Symbolic IC Design Environment","author":"Ackland","year":"1981"},{"key":"10.1016\/0165-6074(88)90328-6_BIB3","series-title":"ACM IEEE 22nd Design Automation Conference","article-title":"Technology Tracking for VLSI Layout Design Tools","author":"Chu","year":"1985"},{"key":"10.1016\/0165-6074(88)90328-6_BIB4","series-title":"EDIF - Electronic Design Interchange Format Version 200","year":"1987"},{"key":"10.1016\/0165-6074(88)90328-6_BIB5","article-title":"MEXTRA: A Manhattan Circuit Extractor","author":"Fitzpatrick","year":"1982"},{"key":"10.1016\/0165-6074(88)90328-6_BIB6","series-title":"ACM IEEE 21st Design Automation Conference","article-title":"Silicon Compilers and Expert Systems for VLSI","author":"Gajski","year":"1984"},{"key":"10.1016\/0165-6074(88)90328-6_BIB7","series-title":"IEEE International Conference on Computer-Aided Design, ICCAD-84","article-title":"Logic Recognition in the SAVVY Timing Verification Systems","author":"Greenberg","year":"1984"},{"key":"10.1016\/0165-6074(88)90328-6_BIB8","series-title":"ACM IEEE 20th Design Automation Conference","article-title":"HEX: An Instruction - Driven Approach to Feature Extraction","author":"Hofmann","year":"1983"},{"key":"10.1016\/0165-6074(88)90328-6_BIB9","series-title":"Logic Synthesis and Silicon Compilation","author":"NATO ASI","year":"1986"},{"key":"10.1016\/0165-6074(88)90328-6_BIB10","series-title":"CAD-Entwurfskontrolle in der Mikroelektronik","author":"Nebel","year":"1985"},{"key":"10.1016\/0165-6074(88)90328-6_BIB11","series-title":"- REX - Automatic Extraction of RT-Level Descriptions from Integrated Circuit Layout Data","author":"Nebel","year":"1986"},{"key":"10.1016\/0165-6074(88)90328-6_BIB12","article-title":"An Integrated Technology Independent High Performance Artwork Analyser for VLSI Circuit Design","author":"Nelson","year":"1983"},{"key":"10.1016\/0165-6074(88)90328-6_BIB13","series-title":"IEEE International Conference on Computer-Aided Design, ICCAD-83","article-title":"WOMBAT: A New Netlist Comparision Program","author":"Spickelmier","year":"1983"},{"key":"10.1016\/0165-6074(88)90328-6_BIB14","article-title":"A New Automatic Logic Interconnection Verification System for VLSI Design","volume":"Vol. CAD-2","author":"Watanabe","year":"1983"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488903286?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488903286?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:53:05Z","timestamp":1551088385000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488903286"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,3]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1988,3]]}},"alternative-id":["0165607488903286"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90328-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,3]]}}}