{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T05:38:02Z","timestamp":1648705082830},"reference-count":14,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1988,12,1]],"date-time":"1988-12-01T00:00:00Z","timestamp":596937600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1988,12]]},"DOI":"10.1016\/0165-6074(88)90400-0","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"315-323","source":"Crossref","is-referenced-by-count":0,"title":["A VLSI \u2018rest\u2019 processing element with improved bus connections (an evaluation)"],"prefix":"10.1016","volume":"22","author":[{"given":"G.","family":"Aloisio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Di Lecce","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(88)90400-0_BIB1","article-title":"Progetto SINBIT","author":"Marino","year":"1979"},{"key":"10.1016\/0165-6074(88)90400-0_BIB2","series-title":"Proc. AICA","article-title":"Progetto di calcolatore Fault-tolerant Single-Processor ad elevato grado di emulazione","author":"de Blasi","year":"1979"},{"key":"10.1016\/0165-6074(88)90400-0_BIB3","series-title":"Proc. AICA","article-title":"Proposta di architettura multiprocessor con capacita' di riconfigurazione a piu' livelli","author":"De Blasi","year":"1979"},{"key":"10.1016\/0165-6074(88)90400-0_BIB4","series-title":"Proc. AICA","article-title":"The SINBIT reconfigurable computer: Architectural insights","author":"De Blasi","year":"1980"},{"key":"10.1016\/0165-6074(88)90400-0_BIB5","series-title":"Proc. AICA","article-title":"Calcolatore SINBIT: unita' componentidello slice","author":"Aloisio","year":"1980"},{"key":"10.1016\/0165-6074(88)90400-0_BIB6","series-title":"17th Conference on Microcomputer Technology and Usage","article-title":"Memory management and protection methods in the SINBIT experimental computers","author":"Aloisio","year":"1983"},{"key":"10.1016\/0165-6074(88)90400-0_BIB7","series-title":"2nd Conference on Image Analysis and Processing","article-title":"A powerful element for reconfigurable processing structure","author":"Marino","year":"1982"},{"key":"10.1016\/0165-6074(88)90400-0_BIB8","series-title":"24th Simposio Internazionale Mini and Microcomputers","article-title":"A proposal for the implementation of a BAP image processor using REST modules","author":"Aloisio","year":"1984"},{"key":"10.1016\/0165-6074(88)90400-0_BIB9","unstructured":"G. Aloisio: \u2018A computer simulation of a single bit REST module\u2019, ISMM International Journal of Mini and Microcomputers."},{"key":"10.1016\/0165-6074(88)90400-0_BIB10","series-title":"18th International Conference on Computer Technology and usage","article-title":"The REST module: Computer simulation of the Control Unit","author":"Aloisio","year":"1985"},{"key":"10.1016\/0165-6074(88)90400-0_BIB11","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MC.1982.1653823","article-title":"A Survey of Highly Parallel Computing","author":"Haynes","year":"1982","journal-title":"Computer"},{"key":"10.1016\/0165-6074(88)90400-0_BIB12","series-title":"Introduction to VLSI System","author":"Carver","year":"1980"},{"key":"10.1016\/0165-6074(88)90400-0_BIB13","series-title":"Proc. Symp. Sparse Matrix Computations and their Applications","first-page":"256","article-title":"Systolic Arrays (for VLSI)","author":"Kung","year":"1978"},{"issue":"N.4","key":"10.1016\/0165-6074(88)90400-0_BIB14","article-title":"Communication Structures for Large Networkof Microcomputers","volume":"C-30","author":"Whittie","year":"1981","journal-title":"IEEE Trans. on Computers"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488904000?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607488904000?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:52:28Z","timestamp":1551070348000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607488904000"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,12]]},"references-count":14,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1988,12]]}},"alternative-id":["0165607488904000"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(88)90400-0","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1988,12]]}}}