{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:28:33Z","timestamp":1757626113622,"version":"3.44.0"},"reference-count":10,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1989,8,1]],"date-time":"1989-08-01T00:00:00Z","timestamp":617932800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,8,1]],"date-time":"1989-08-01T00:00:00Z","timestamp":617932800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100007272","name":"Comisi\u00f3n Asesora de Investigaci\u00f3n Cient\u00edfica y T\u00e9cnica","doi-asserted-by":"publisher","award":["PA85-0314"],"award-info":[{"award-number":["PA85-0314"]}],"id":[{"id":"10.13039\/501100007272","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1989,8]]},"DOI":"10.1016\/0165-6074(89)90026-4","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"87-93","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Reduced instruction buffer for RISC architectures"],"prefix":"10.1016","volume":"27","author":[{"given":"Teodor","family":"Jov\u00e9","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(89)90026-4_BIB1","article-title":"An Introduction to GaAs Microprocessor Architecture for VLSI","author":"Milutinovic","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(89)90026-4_BIB2","series-title":"Proc. International Workshop of High-Level Architecture","first-page":"3.8","article-title":"A Definition of RISC","author":"Hopkins","year":"1984"},{"key":"10.1016\/0165-6074(89)90026-4_BIB3","series-title":"Proc. IEEE Compcon Spring","first-page":"299","article-title":"VLIW Machines: Multiprocessors We Can Actually Program","author":"Fisher","year":"1984"},{"key":"10.1016\/0165-6074(89)90026-4_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/MC.1982.1654133","article-title":"A VLSI RISC","author":"Patterson","year":"1982","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(89)90026-4_BIB5","first-page":"39","article-title":"RISC chip set adorned with high performance, many features","author":"Bursky","year":"1988","journal-title":"Electronic Design"},{"key":"10.1016\/0165-6074(89)90026-4_BIB6","article-title":"Design Decisions in SPUR: a VLSI Multiprocessor","author":"Hill","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(89)90026-4_BIB7","series-title":"Proc. 14th Int. Symp. on Computer Architecture","article-title":"Architectural Tradeoffs in the Design of MIPS-X","author":"Chow","year":"1987"},{"article-title":"Reduced Instruction Set Computer Architectures for VLSI","year":"1983","author":"Katevenis","key":"10.1016\/0165-6074(89)90026-4_BIB8"},{"key":"10.1016\/0165-6074(89)90026-4_BIB9","series-title":"Proc. 1987 Stanford Conference on Advanced Research in VLSI","article-title":"On-chip Instruction Caches for High Performance Processors","author":"Agarwal","year":"1987"},{"year":"1988","series-title":"Architectural Innovation in the TRISC Microprocessor","author":"Cortadella","key":"10.1016\/0165-6074(89)90026-4_BIB10"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489900264?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489900264?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:38:12Z","timestamp":1757450292000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607489900264"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,8]]},"references-count":10,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1989,8]]}},"alternative-id":["0165607489900264"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(89)90026-4","relation":{},"ISSN":["0165-6074"],"issn-type":[{"type":"print","value":"0165-6074"}],"subject":[],"published":{"date-parts":[[1989,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Reduced instruction buffer for RISC architectures","name":"articletitle","label":"Article Title"},{"value":"Microprocessing and Microprogramming","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0165-6074(89)90026-4","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}