{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:26:07Z","timestamp":1648938367512},"reference-count":17,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1989,8,1]],"date-time":"1989-08-01T00:00:00Z","timestamp":617932800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1989,8]]},"DOI":"10.1016\/0165-6074(89)90077-x","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"373-379","source":"Crossref","is-referenced-by-count":2,"title":["A framework for the synthesis of hardware from occam"],"prefix":"10.1016","volume":"27","author":[{"given":"R.","family":"Dowsing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Elliott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Templeton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Williams","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Woodhams","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(89)90077-X_BIB1","series-title":"12th. Design Automation Conf. Proceedings","first-page":"414","article-title":"An artwork design verification system","author":"Baird","year":"1975"},{"key":"10.1016\/0165-6074(89)90077-X_BIB2","series-title":"18th. Design Automation Conference Proceedings","first-page":"435","article-title":"A set of programs for MOS design","author":"Sakawyke","year":"1981"},{"key":"10.1016\/0165-6074(89)90077-X_BIB3","series-title":"Proc. 8th Conf. on CHDLs and their Applications","first-page":"327","article-title":"The MoDL Hardware Design System","author":"Smith","year":"1987"},{"key":"10.1016\/0165-6074(89)90077-X_BIB4","series-title":"UKDA Workshop on Behavioural Simulation","article-title":"Architectural Synthesis and SARI","author":"Denyer","year":"1988-1988"},{"key":"10.1016\/0165-6074(89)90077-X_BIB5","series-title":"Computer Hardware Description Languages and their Application","first-page":"272","article-title":"Ada as a Hardware Description Language","author":"Barbacci","year":"1985"},{"key":"10.1016\/0165-6074(89)90077-X_BIB6","series-title":"IFIP Conference on System Description Methodologies","first-page":"315","article-title":"Non procedural specifications of hardware","author":"Eveking","year":"1983"},{"key":"10.1016\/0165-6074(89)90077-X_BIB7","series-title":"Digital System Design Automation","article-title":"Register transfer languages and their translations","author":"Dietmeyer","year":"1975"},{"key":"10.1016\/0165-6074(89)90077-X_BIB8","volume":"No 151","author":"Piloty","year":"1983"},{"key":"10.1016\/0165-6074(89)90077-X_BIB9","series-title":"Proceedings of the Computer Hardware Description Languages and their Applications","first-page":"303","article-title":"The Design Rationale of ELLA, A Hardware Design and Description Language","author":"Morison","year":"1985"},{"issue":"2","key":"10.1016\/0165-6074(89)90077-X_BIB10","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/MC.1985.1662802","article-title":"VHSIC Hardware Description Language","volume":"18","author":"Shadad","year":"1985","journal-title":"Computer"},{"key":"10.1016\/0165-6074(89)90077-X_BIB11","article-title":"The Revised TRAILBLAZER Bus-Based Architecture Implementation with Built-in Test","author":"Smith","year":"1988"},{"key":"10.1016\/0165-6074(89)90077-X_BIB12","author":"INMOS Ltd.","year":"1986"},{"key":"10.1016\/0165-6074(89)90077-X_BIB13","series-title":"Communicating Sequential Processes","author":"Hoare","year":"1985"},{"key":"10.1016\/0165-6074(89)90077-X_BIB14","article-title":"A Prototype High Level Hardware Synthesis System","author":"Collis","year":"1988"},{"key":"10.1016\/0165-6074(89)90077-X_BIB15","article-title":"Synthesis of Hardware System from Very High Level Behavioural Specifications","author":"Marshall","year":"1986"},{"key":"10.1016\/0165-6074(89)90077-X_BIB16","article-title":"Compiling occam into silicon","author":"May","year":"1988"},{"key":"10.1016\/0165-6074(89)90077-X_BIB17","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1007\/BF01660034","article-title":"Compiling communicating processes into delay insensitive VLSI circuits","volume":"1","author":"Martin","year":"1986","journal-title":"Distributed Computing"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748990077X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560748990077X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:57:41Z","timestamp":1551088661000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560748990077X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,8]]},"references-count":17,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1989,8]]}},"alternative-id":["016560748990077X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(89)90077-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1989,8]]}}}