{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T09:00:39Z","timestamp":1648717239267},"reference-count":11,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1989,1,1]],"date-time":"1989-01-01T00:00:00Z","timestamp":599616000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1989,1]]},"DOI":"10.1016\/0165-6074(89)90192-0","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"177-182","source":"Crossref","is-referenced-by-count":6,"title":["Optimal placement for hierarchical VLSI layout design"],"prefix":"10.1016","volume":"25","author":[{"given":"M.","family":"Mir","sequence":"first","affiliation":[]},{"given":"M.H.","family":"Imam","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(89)90192-0_BIB1","series-title":"VLSI Circuit Layout: Theory and Design","year":"1985"},{"issue":"No. 4","key":"10.1016\/0165-6074(89)90192-0_BIB2","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1109\/TCAD.1986.1270219","article-title":"Mason: A Global Floorplanning Approach for VLSI Design","volume":"Vol. 5","author":"LaPotin","year":"1986","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"10.1016\/0165-6074(89)90192-0_BIB3","series-title":"Proc. 18th Design Automation Conf.","first-page":"820","article-title":"SHARPS: A Hierarchical Layout System for VLSI","author":"Chiba","year":"1981"},{"key":"10.1016\/0165-6074(89)90192-0_BIB4","series-title":"Proc. 20th Design Automation Conf.","first-page":"747","article-title":"CAF: A Computer-Assisted Floorplanning Tool","author":"Leblond","year":"1983"},{"key":"10.1016\/0165-6074(89)90192-0_BIB5","series-title":"Design Automation of Digital Systems: Theory and Techniques","article-title":"Placement Techniques","author":"Hannan","year":"1972"},{"key":"10.1016\/0165-6074(89)90192-0_BIB6","series-title":"Proc. 19th Design Automation Conf.","first-page":"663","article-title":"On Finding Most Optimal Rectangular Package Plans","author":"Moling","year":"1982"},{"issue":"No. 6","key":"10.1016\/0165-6074(89)90192-0_BIB7","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1109\/TCS.1979.1084652","article-title":"A Forced Directed Component Placement Procedure for Printed Circuit Boards","volume":"Vol. 26","author":"Quinn","year":"1979","journal-title":"IEEE Trans. Circuits and Systems"},{"issue":"No. 3","key":"10.1016\/0165-6074(89)90192-0_BIB8","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1109\/TCAD.1984.1270078","article-title":"Module Placement Based on Resistive Network Optimization","volume":"Vol. 3","author":"Cheng","year":"1984","journal-title":"IEEE Trans. On Computer-Aided Design"},{"issue":"No. 1","key":"10.1016\/0165-6074(89)90192-0_BIB9","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/TCAD.1985.1270094","article-title":"CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design","volume":"Vol. 4","author":"Ueda","year":"1985","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"10.1016\/0165-6074(89)90192-0_BIB10","series-title":"Introduction to Linear and Non-Linear Programming","author":"Leunberger","year":"1973"},{"key":"10.1016\/0165-6074(89)90192-0_BIB11","article-title":"A FORTRAN Program for Constrained Function Minimization","volume":"282","author":"Vanderpleats","year":"1980","journal-title":"NASA TMX-62"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489901920?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489901920?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:55:24Z","timestamp":1551088524000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607489901920"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,1]]},"references-count":11,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1989,1]]}},"alternative-id":["0165607489901920"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(89)90192-0","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1989,1]]}}}