{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T01:45:17Z","timestamp":1649123117370},"reference-count":15,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1989,6,1]],"date-time":"1989-06-01T00:00:00Z","timestamp":612662400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1989,6]]},"DOI":"10.1016\/0165-6074(89)90265-2","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:11Z","timestamp":1060304171000},"page":"139-152","source":"Crossref","is-referenced-by-count":3,"title":["VLSI architecture research within the ESPRIT SPAN project"],"prefix":"10.1016","volume":"26","author":[{"given":"P.A","family":"Rounce","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S","family":"Mackay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K","family":"Steptoe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(89)90265-2_BIB1","first-page":"492","article-title":"Structure and Interpretation of Computer Programs","author":"Abelson","year":"1985"},{"key":"10.1016\/0165-6074(89)90265-2_BIB2","series-title":"The Architecture of Microprocessors","author":"Anceau","year":"1986"},{"key":"10.1016\/0165-6074(89)90265-2_BIB3","article-title":"How to interconnect VLSI processing elements","author":"Delgado","year":"1988"},{"key":"10.1016\/0165-6074(89)90265-2_BIB4","series-title":"Proc. 1988 ESPRIT Technical Week","author":"Clough","year":"1988"},{"key":"10.1016\/0165-6074(89)90265-2_BIB5","article-title":"The Structure of the VMC","author":"Ebernach","year":"1988"},{"key":"10.1016\/0165-6074(89)90265-2_BIB6","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MC.1987.1663508","article-title":"A Survey of microprocessor architectures for memory management","author":"Furht","year":"1987","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(89)90265-2_BIB7","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","year":"1984"},{"key":"10.1016\/0165-6074(89)90265-2_BIB8","article-title":"A kernel system for numeric and symbolic processing","author":"McCabe","year":"1988"},{"issue":"2","key":"10.1016\/0165-6074(89)90265-2_BIB9","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1093\/comjnl\/30.2.119","article-title":"A hybrid multiple processor garbage collection algorithm","volume":"30","author":"Newman","year":"1987","journal-title":"Computer Journal"},{"key":"10.1016\/0165-6074(89)90265-2_BIB10","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/MC.1987.1663507","article-title":"The architecture of Lisp machines","author":"Plezkun","year":"1987","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(89)90265-2_BIB11","article-title":"Parallel computer architecture for symbolic and numeric processing","author":"Refenes","year":"1987"},{"issue":"12","key":"10.1016\/0165-6074(89)90265-2_BIB12","doi-asserted-by":"crossref","first-page":"1247","DOI":"10.1109\/TC.1984.1676396","article-title":"Concurrent VLSI architectures","volume":"C33","author":"Seitz","year":"1984","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(89)90265-2_BIB13","series-title":"Introduction to Computer Architecture","first-page":"621","article-title":"Operating systems and computer architecture","author":"Sites","year":"1980"},{"key":"10.1016\/0165-6074(89)90265-2_BIB14","series-title":"Decentralised computer architecture in New Computer Architecture","first-page":"1","author":"Treleaven","year":"1984"},{"key":"10.1016\/0165-6074(89)90265-2_BIB15","series-title":"Principles of CMOS VLSI Design","author":"Weste","year":"1985"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489902652?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489902652?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T22:55:08Z","timestamp":1552604108000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607489902652"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,6]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1989,6]]}},"alternative-id":["0165607489902652"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(89)90265-2","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1989,6]]}}}