{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:27:31Z","timestamp":1757626051988,"version":"3.44.0"},"reference-count":12,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1990,7,1]],"date-time":"1990-07-01T00:00:00Z","timestamp":646790400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1990,7,1]],"date-time":"1990-07-01T00:00:00Z","timestamp":646790400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["MIC88-00549","TIC88-0094"],"award-info":[{"award-number":["MIC88-00549","TIC88-0094"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010801","name":"Xunta de Galicia","doi-asserted-by":"publisher","award":["XUGA80406488"],"award-info":[{"award-number":["XUGA80406488"]}],"id":[{"id":"10.13039\/501100010801","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,7]]},"DOI":"10.1016\/0165-6074(90)90008-w","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"15-25","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["A reliability model for multiprocessor networks with degradable nodes"],"prefix":"10.1016","volume":"29","author":[{"given":"J.D","family":"Bruguera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.L","family":"Zapata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.G","family":"Plata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/0165-6074(90)90008-W_BIB1","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/TC.1985.1676513","article-title":"Fault-tolerant multiprocessor link and bus network architectures","volume":"C-34","author":"Pradham","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(90)90008-W_BIB2","first-page":"699","article-title":"Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems","volume":"74","author":"Koren","year":"1986"},{"issue":"1","key":"10.1016\/0165-6074(90)90008-W_BIB3","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/TC.1985.1676514","article-title":"A reliable loop topology for large local computer networks","volume":"C-34","author":"Raghavendra","year":"1986","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/0165-6074(90)90008-W_BIB4","first-page":"1002","article-title":"A unified reliability model for fault-tolerant computers","volume":"C-29","author":"Ng","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(90)90008-W_BIB5","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1109\/TC.1983.1676135","article-title":"Architecture optimization of aerospace computing systems","volume":"C-32","author":"Pedar","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(90)90008-W_BIB6","doi-asserted-by":"crossref","first-page":"918","DOI":"10.1109\/TC.1985.6312195","article-title":"Bandwith availability of multiple bus multiprocessor","volume":"C-34","author":"Das","year":"1985","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/0165-6074(90)90008-W_BIB7","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1145\/7531.7536","article-title":"Analysis of a composite performance reliability measure for fault-tolerant systems","volume":"34","author":"Donatiello","year":"1987","journal-title":"J. ACM"},{"key":"10.1016\/0165-6074(90)90008-W_BIB8","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1002\/net.3230160407","article-title":"An algorithm for reliability analysis of planar graphs","volume":"16","author":"Bienstock","year":"1986","journal-title":"Networks"},{"article-title":"LTM\u03bcP, Un sistema Multiprocesador Cooperativo que Tolera la Lesi\u00f3n F\u00edsica","year":"1983","author":"Zapata","key":"10.1016\/0165-6074(90)90008-W_BIB9"},{"year":"1982","series-title":"The theory and practice of reliable system design","author":"Siewiorek","key":"10.1016\/0165-6074(90)90008-W_BIB10"},{"first-page":"227","year":"1980","author":"Boyce","key":"10.1016\/0165-6074(90)90008-W_BIB11"},{"article-title":"Fiabilidad de Sistemas Multiprocesador: Influencia del Rendimiento VLSI y la Redundancia","year":"1989","author":"Bruguera","key":"10.1016\/0165-6074(90)90008-W_BIB12"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090008W?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090008W?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:30:15Z","timestamp":1757449815000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090008W"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,7]]},"references-count":12,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1990,7]]}},"alternative-id":["016560749090008W"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90008-w","relation":{},"ISSN":["0165-6074"],"issn-type":[{"type":"print","value":"0165-6074"}],"subject":[],"published":{"date-parts":[[1990,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A reliability model for multiprocessor networks with degradable nodes","name":"articletitle","label":"Article Title"},{"value":"Microprocessing and Microprogramming","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0165-6074(90)90008-W","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1990 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}