{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,8]],"date-time":"2025-05-08T18:22:09Z","timestamp":1746728529865},"reference-count":19,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1990,7,1]],"date-time":"1990-07-01T00:00:00Z","timestamp":646790400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,7]]},"DOI":"10.1016\/0165-6074(90)90011-w","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"53-62","source":"Crossref","is-referenced-by-count":10,"title":["A preliminary evaluation of a massively parallel processor: GAPP"],"prefix":"10.1016","volume":"29","author":[{"given":"W.F","family":"Wong","sequence":"first","affiliation":[]},{"given":"K.T","family":"Lua","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90011-W_BIB1","series-title":"Proc. IEEE SOUTHCON","article-title":"Higher efficiency for parallel processors","author":"Cloud","year":"1984"},{"key":"10.1016\/0165-6074(90)90011-W_BIB2","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"key":"10.1016\/0165-6074(90)90011-W_BIB3","doi-asserted-by":"crossref","first-page":"948","DOI":"10.1109\/TC.1972.5009071","article-title":"Some computer organisations and their effectiveness","volume":"C-21","author":"Flynn","year":"1972","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(90)90011-W_BIB4","unstructured":"NCR Corp., The GAPP development system user's guide."},{"key":"10.1016\/0165-6074(90)90011-W_BIB5","first-page":"219","article-title":"The Transputer","author":"Walker","year":"1985","journal-title":"Byte"},{"key":"10.1016\/0165-6074(90)90011-W_BIB6","first-page":"728","article-title":"CLIP4: A large scale integrated circuit array parallel processor","author":"Duff","year":"1976"},{"key":"10.1016\/0165-6074(90)90011-W_BIB7","series-title":"Proc. LASL Workshop Vector Parallel Processors","first-page":"730","article-title":"DAP \u2014 a flexible number cruncher","author":"Reddaway","year":"1978"},{"key":"10.1016\/0165-6074(90)90011-W_BIB8","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/TC.1980.1675684","article-title":"The design of a massively parallel processor","volume":"C-29","author":"Batcher","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(90)90011-W_BIB9","series-title":"Computing Structures from Image Processing","first-page":"15","article-title":"A comparison of the CLIP4, DAP and MPP processor-array implementations","author":"Gerritsen","year":"1983"},{"key":"10.1016\/0165-6074(90)90011-W_BIB10","first-page":"207","article-title":"Systollic array chip matches the pace of high-speed processinf","author":"Davis","year":"1984","journal-title":"Electronic Design"},{"key":"10.1016\/0165-6074(90)90011-W_BIB11","series-title":"TMS32020 user's guide","author":"Texas Instruments","year":"1985"},{"key":"10.1016\/0165-6074(90)90011-W_BIB12","series-title":"Proc. Internat. Conf. 50th Generation Computer Systems ICOT","article-title":"The Transputer implementation of Occam","author":"May","year":"1984"},{"key":"10.1016\/0165-6074(90)90011-W_BIB13","series-title":"VLSI Signal Processing II","first-page":"165","article-title":"Parallelization: Old tranformations and a new parallel processing systems","author":"Holsztynski","year":"1986"},{"key":"10.1016\/0165-6074(90)90011-W_BIB14","series-title":"VLSI Array Processors","author":"Kung","year":"1988"},{"key":"10.1016\/0165-6074(90)90011-W_BIB15","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/2.30729","article-title":"Thee Abingdon Cross benchmark survey","author":"Preston","year":"1989","journal-title":"Computer"},{"key":"10.1016\/0165-6074(90)90011-W_BIB16","series-title":"Proc. SPIE Conf. Application of Al","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1117\/12.940626","article-title":"Parallel fuzzy reasoning in mesh connected fine grain computer architectures","author":"Eshera","year":"1987"},{"key":"10.1016\/0165-6074(90)90011-W_BIB17","series-title":"Cellular Logic Image Processing","author":"Duff","year":"1986"},{"key":"10.1016\/0165-6074(90)90011-W_BIB18","series-title":"Computing Structures for Image Processing","first-page":"1","article-title":"A survet of bit serial array processor circuits","author":"Fountain","year":"1983"},{"key":"10.1016\/0165-6074(90)90011-W_BIB19","series-title":"Evaluation of Multicomputers for Image Processing","first-page":"57","article-title":"An evaluation of some chips for image processing","author":"Fountain","year":"1986"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090011W?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090011W?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:59:48Z","timestamp":1551088788000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090011W"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,7]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1990,7]]}},"alternative-id":["016560749090011W"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90011-w","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,7]]}}}