{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T06:20:20Z","timestamp":1648880420233},"reference-count":6,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,3,1]],"date-time":"1990-03-01T00:00:00Z","timestamp":636249600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,3]]},"DOI":"10.1016\/0165-6074(90)90150-8","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"63-67","source":"Crossref","is-referenced-by-count":0,"title":["APES \u2014 Implementation of a CAD tool for array processor design: Textual definition versus graphic description"],"prefix":"10.1016","volume":"28","author":[{"given":"Fausto","family":"Distante","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Piuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angelo","family":"Aliquo'","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Chiari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Fornaciari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Rastelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90150-8_BIB1","series-title":"Proc. ICCD88","article-title":"APES: an integrated system for behavioral design, simulation and evaluation of array processors","author":"Distante","year":"1988"},{"key":"10.1016\/0165-6074(90)90150-8_BIB2","series-title":"VLSI Array processor","author":"Kung","year":"1988"},{"key":"10.1016\/0165-6074(90)90150-8_BIB3","year":"1986","journal-title":"IEEE Design and Test of Computers"},{"issue":"n. 4","key":"10.1016\/0165-6074(90)90150-8_BIB4","article-title":"VHDL: Feature description and analysis","volume":"vol. 19","author":"Aylor","year":"1986","journal-title":"IEEE Computer"},{"key":"10.1016\/0165-6074(90)90150-8_BIB5","article-title":"Descrizione testuale e grafica a livello funzionale di architetture parallele tolleranti ai guasti","author":"Chiari","year":"1989"},{"key":"10.1016\/0165-6074(90)90150-8_BIB6","series-title":"The theory and practice of compiler writing","author":"Tremblay","year":"1985"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607490901508?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607490901508?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:59:39Z","timestamp":1551088779000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607490901508"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,3]]},"references-count":6,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,3]]}},"alternative-id":["0165607490901508"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90150-8","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,3]]}}}