{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T18:54:24Z","timestamp":1648666464896},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90225-x","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"103-108","source":"Crossref","is-referenced-by-count":2,"title":["PASS: High level synthesis"],"prefix":"10.1016","volume":"30","author":[{"given":"Christian","family":"Ewering","sequence":"first","affiliation":[]},{"given":"Gunter","family":"Gerhardt","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90225-X_BIB1","series-title":"International Conference on Parallel Processing","article-title":"Translation and Optimization of Data Flow Programs","author":"Brock","year":"1979"},{"key":"10.1016\/0165-6074(90)90225-X_BIB2","first-page":"171","article-title":"Synthesizing Circuits from Behavioral Descriptions","volume":"8","author":"Camposano","year":"1989","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0165-6074(90)90225-X_BIB3","series-title":"Automatic Synthesis of a Multi-Bus Architecture for DSP","author":"Haroun","year":"1988"},{"key":"10.1016\/0165-6074(90)90225-X_BIB4","article-title":"LIGA: A language independent generator for attribute evaluators","author":"Kastens","year":"1989"},{"key":"10.1016\/0165-6074(90)90225-X_BIB5","first-page":"256","article-title":"VLSI and Modern Signal Processing","author":"Kung","year":"1985"},{"key":"10.1016\/0165-6074(90)90225-X_BIB6","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1049\/cae.1988.0015","article-title":"CATHEDRAL-II \u2014 a computer-aided sytthesis system for digital signal processing VLSI systems","author":"Man","year":"1988","journal-title":"Computer Aided Engineering Journal"},{"key":"10.1016\/0165-6074(90)90225-X_BIB7","first-page":"223","article-title":"The Mimola Design System: A Design System which spans several levels","author":"Marwedel","year":"1985","journal-title":"IFIP Methologies for Computer System Design"},{"key":"10.1016\/0165-6074(90)90225-X_BIB8","series-title":"25th ACM\/IEEE Design Automation Conference","article-title":"Splicer: A Heuristic Approach to Connectivity Binding","author":"Pangrle","year":"1988"},{"key":"10.1016\/0165-6074(90)90225-X_BIB9","first-page":"454","article-title":"SEHWA: A Program for Synthesis of Pipelines","author":"Park","year":"1986","journal-title":"DAC86 23"},{"key":"10.1016\/0165-6074(90)90225-X_BIB10","first-page":"461","article-title":"MAHA: A Program for Datapath Synthesis","author":"Parker","year":"1986","journal-title":"DAC86 23"},{"key":"10.1016\/0165-6074(90)90225-X_BIB11","first-page":"1","article-title":"Scheduling and Binding Algorithms for High-Level Synthesis","volume":"26","author":"Paulin","year":"1989"},{"key":"10.1016\/0165-6074(90)90225-X_BIB12","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1016\/0165-6074(87)90093-7","article-title":"Automated Datapath Synthesis: A Compilation Approach","volume":"21","author":"Pfahler","year":"1987","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(90)90225-X_BIB13","first-page":"337","article-title":"The System Architect's Workbench","volume":"25","author":"Thomas","year":"1988"},{"key":"10.1016\/0165-6074(90)90225-X_BIB14","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","article-title":"Automated Synthesis of Data Paths in Digital Systems","volume":"5","author":"Tseng","year":"1986","journal-title":"IEEE Trans. on CAD"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090225X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090225X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:21:08Z","timestamp":1551072068000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090225X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["016560749090225X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90225-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}