{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T05:05:40Z","timestamp":1648789540982},"reference-count":16,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90230-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"135-142","source":"Crossref","is-referenced-by-count":0,"title":["Designing high performance instruction caches in VLSI"],"prefix":"10.1016","volume":"30","author":[{"given":"J.E.H.M.","family":"Bormans","sequence":"first","affiliation":[]},{"given":"W.J.","family":"Withagen","sequence":"additional","affiliation":[]},{"given":"F.P.M.","family":"Budzelaar","sequence":"additional","affiliation":[]},{"given":"M.P.J.","family":"Stevens","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90230-7_BIB1","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/40.7771","article-title":"Performance trade-offs for microprocessor cache memories","author":"Alpert","year":"1988","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(90)90230-7_BIB2","unstructured":"T.R. Puzak, B.T. Bennett, J.H. Pomerene and R.N. Rechtschaffen. Prefetching in a multilevel memory hierarchy."},{"key":"10.1016\/0165-6074(90)90230-7_BIB3","series-title":"Instruction cache for the C-processor","author":"Bormans","year":"1989"},{"key":"10.1016\/0165-6074(90)90230-7_BIB4","series-title":"The structured design of a processor for the language C","author":"Budzelaar","year":"1988"},{"key":"10.1016\/0165-6074(90)90230-7_BIB5","series-title":"Proc. of the Annual Int. Symp. on Computer Architecture","first-page":"124","article-title":"Using cache memory to redure processor-memory traffic","author":"Goodman","year":"1983"},{"key":"10.1016\/0165-6074(90)90230-7_BIB6","series-title":"Proc. of the Annual Int. Symp. on Computer Architecture","first-page":"158","article-title":"Experimental evaluation of on-chip microprocessor cache memories","author":"Hill","year":"1984"},{"issue":"no. 7a:3056","key":"10.1016\/0165-6074(90)90230-7_BIB7","article-title":"Burst-controlled prefetching to reduce finite cache penalty","volume":"26","author":"Hoevel","year":"1983","journal-title":"IBM Techn. Disclosure Bulletin"},{"issue":"no. 5","key":"10.1016\/0165-6074(90)90230-7_BIB8","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1145\/1296947.1296948","article-title":"Cache memory for microprocessors","volume":"9","author":"Lindsay","year":"1981","journal-title":"Computer Architecture News"},{"key":"10.1016\/0165-6074(90)90230-7_BIB9","series-title":"Proc. of the Annual Int. Symp. on Computer Architecture","first-page":"56","article-title":"Analysis of memory referencing behaviour of design of local memories","author":"McNiven","year":"1988"},{"key":"10.1016\/0165-6074(90)90230-7_BIB10","article-title":"Processor architecture and Cache performance","author":"Mitchell","year":"1986"},{"key":"10.1016\/0165-6074(90)90230-7_BIB11","series-title":"Proc. of the Annual Int. Symp. on Computer Architecture","first-page":"108","article-title":"Architecture of a VLSI instructioncache of a risc","author":"Patterson","year":"1983"},{"key":"10.1016\/0165-6074(90)90230-7_BIB12","series-title":"Proc. of the Annual Int. Symp. on Computer Architecture","first-page":"81","article-title":"A simulation study of two-level caches","author":"Short","year":"1988"},{"issue":"no. 3","key":"10.1016\/0165-6074(90)90230-7_BIB13","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM computing surveys"},{"key":"10.1016\/0165-6074(90)90230-7_BIB14","series-title":"Proc. of the Annual Int. Symp. on Computer Architecture","first-page":"64","article-title":"Cache evaluation and the impact of workload choice","author":"Smith","year":"1985"},{"key":"10.1016\/0165-6074(90)90230-7_BIB15","first-page":"469","article-title":"Problems, directions and issues in memory hierachies","volume":"2","author":"Smith","year":"1985"},{"key":"10.1016\/0165-6074(90)90230-7_BIB16","series-title":"Definition and High Level description of the C-processor","author":"Withagen","year":"1988"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607490902307?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607490902307?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:21:02Z","timestamp":1551090062000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607490902307"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":16,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["0165607490902307"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90230-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}