{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T13:31:25Z","timestamp":1648560685688},"reference-count":17,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90284-g","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"467-474","source":"Crossref","is-referenced-by-count":2,"title":["From program to hardware: A parallel architecture compiler"],"prefix":"10.1016","volume":"30","author":[{"given":"M.","family":"Auguin","sequence":"first","affiliation":[]},{"given":"F.","family":"Boeri","sequence":"additional","affiliation":[]},{"given":"C.","family":"Carriere","sequence":"additional","affiliation":[]},{"given":"G.","family":"Menez","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"N. 1","key":"10.1016\/0165-6074(90)90284-G_BIB1","article-title":"Instruction Set Processor Specification (ISPS): The notation and its Application","volume":"Vol C-30","author":"Barbaci","year":"1981","journal-title":"IEEE Trans. on Computer"},{"key":"10.1016\/0165-6074(90)90284-G_BIB2","series-title":"Microcomputers, usage and design","first-page":"507","article-title":"A tutorial guide to modern hardware description and design languages","author":"Pawlak","year":"1985"},{"key":"10.1016\/0165-6074(90)90284-G_BIB3","series-title":"EUROMICRO-88","first-page":"227","article-title":"CADL a formal description language for parallel computer architecture","author":"Eichenseher","year":"1988"},{"issue":"N. 9","key":"10.1016\/0165-6074(90)90284-G_BIB4","doi-asserted-by":"crossref","first-page":"1030","DOI":"10.1109\/TC.1987.5009534","article-title":"Processor tradeoffs in distributed real time systems","volume":"vol. C-36","author":"Krishna","year":"1987","journal-title":"IEEE Trans. on Computer"},{"issue":"N. 5","key":"10.1016\/0165-6074(90)90284-G_BIB5","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/TC.1982.1676016","article-title":"A modular approach to real time supersystems","volume":"vol. C-31","author":"Arnold","year":"1982","journal-title":"IEEE Trans. on Computer"},{"key":"10.1016\/0165-6074(90)90284-G_BIB6","article-title":"Sp\u00e9cification du mod\u00e8le g\u00e9n\u00e9rique du processeur et liste des unit\u00e9s fonctionnelles","author":"Auguin","year":"1990"},{"key":"10.1016\/0165-6074(90)90284-G_BIB7","series-title":"Compilers, principles, techniques and tools","author":"Aho","year":"1986"},{"key":"10.1016\/0165-6074(90)90284-G_BIB8","series-title":"The architecture of pipelined computers","author":"Kogge","year":"1981"},{"key":"10.1016\/0165-6074(90)90284-G_BIB9","series-title":"Proc. 8th ACM Symp.","article-title":"Dependence graphs and compiler optimizations","author":"Kuck","year":"1981"},{"issue":"N. 3","key":"10.1016\/0165-6074(90)90284-G_BIB10","doi-asserted-by":"crossref","DOI":"10.1145\/356819.356822","article-title":"Local microcode compaction techniques","volume":"vol. 12","author":"Landskov","year":"1980","journal-title":"Computing Survey"},{"key":"10.1016\/0165-6074(90)90284-G_BIB11","series-title":"Int. Conf. on Supercomputing","article-title":"Optimization of horizontal microcode generation for loop structures","author":"Eisenbeis","year":"1988"},{"key":"10.1016\/0165-6074(90)90284-G_BIB12","series-title":"Bulldog: a compiler for VLIW architectures","author":"Ellis","year":"1986"},{"key":"10.1016\/0165-6074(90)90284-G_BIB13","doi-asserted-by":"crossref","first-page":"685","DOI":"10.1145\/361604.361619","article-title":"A comparison of list schedules for parallel processing systems","volume":"vol. 17","author":"Adam","year":"1974","journal-title":"Comm. of ACM"},{"key":"10.1016\/0165-6074(90)90284-G_BIB14","article-title":"Sp\u00e9cifications du mod\u00e8le g\u00e9n\u00e9rique de CAPSYS","author":"Auguin","year":"1990"},{"key":"10.1016\/0165-6074(90)90284-G_BIB15","article-title":"Minisation de l'interconnexion entre unit\u00e9s fonctionnelles dans un processeur VLIW","author":"Carriere","year":"1990"},{"key":"10.1016\/0165-6074(90)90284-G_BIB16","doi-asserted-by":"crossref","first-page":"1405","DOI":"10.1109\/T-C.1972.223514","article-title":"The inhibition of potential parallelism by conditional jumps","volume":"vol. C-21","author":"Riseman","year":"1972","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0165-6074(90)90284-G_BIB17","article-title":"Manuel de r\u00e9f\u00e9rence LEC","author":"Menez","year":"1990"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090284G?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090284G?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:20:01Z","timestamp":1551072001000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090284G"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":17,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["016560749090284G"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90284-g","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}