{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T09:30:35Z","timestamp":1649151035252},"reference-count":7,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90291-g","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"509-512","source":"Crossref","is-referenced-by-count":3,"title":["CMOS layout generation for improved testability"],"prefix":"10.1016","volume":"30","author":[{"given":"Olaf","family":"Stern","sequence":"first","affiliation":[]},{"given":"H.T.","family":"Vierhaus","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90291-G_BIB1","first-page":"1449","article-title":"Fault Modeling and Simulation of CMOS and MOS Integrated Circuits","author":"Wadsack","year":"1987","journal-title":"Bell Syst. Tech. J."},{"key":"10.1016\/0165-6074(90)90291-G_BIB2","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1016\/0165-6074(89)90132-4","article-title":"Testability of Non-Trivial CMOS Faults Under Realistic Conditions","volume":"27","author":"Vierhaus","year":"1989","journal-title":"Microproc. and Microprogr."},{"key":"10.1016\/0165-6074(90)90291-G_BIB3","series-title":"Proc. IEEE","first-page":"475","article-title":"Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis","author":"Ferguson","year":"1988"},{"key":"10.1016\/0165-6074(90)90291-G_BIB4","series-title":"Proc. 4th E.I.S. Workshop","first-page":"85","article-title":"Testmuster-generator f\u00fcr kombinatorische CMOS Schaltungen mit einem Ausgang","volume":"155","author":"H\u00fcbner","year":"1989"},{"key":"10.1016\/0165-6074(90)90291-G_BIB5","series-title":"Proc. Design Autom. Conf, IEEE","first-page":"829","article-title":"Optimal Layout to Avoid CMOS Stuck Open Faults","author":"Koeppe","year":"1987"},{"key":"10.1016\/0165-6074(90)90291-G_BIB6","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MDT.1987.295148","article-title":"Designing CMOS Circuits for Switch-Level Testability","volume":"Vol. 4","author":"Liu","year":"1987","journal-title":"IEEE Design & Test"},{"key":"10.1016\/0165-6074(90)90291-G_BIB7","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1016\/0165-6074(88)90059-2","article-title":"CMOS Fault Modeling, Test Generation and Design for Testability","volume":"24","author":"Matth\u00e4us","year":"1988","journal-title":"Microproc. and Microprog."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090291G?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090291G?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:00:40Z","timestamp":1551088840000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090291G"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":7,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["016560749090291G"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90291-g","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}