{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T13:43:06Z","timestamp":1648734186331},"reference-count":15,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90294-j","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"529-534","source":"Crossref","is-referenced-by-count":0,"title":["A transputer-based gate-level fault simulator"],"prefix":"10.1016","volume":"30","author":[{"given":"G.","family":"Cabodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Gai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90294-J_BIB1","series-title":"ITC'88: IEEE International Test Conference","first-page":"183","article-title":"What is the Path to Fast Fault Simulation?","author":"Abramovici","year":"1988"},{"issue":"No. 4","key":"10.1016\/0165-6074(90)90294-J_BIB2","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TCAD.1986.1270231","article-title":"Concurrency and Communications in Hardware Simulators","volume":"Vol. CAD-5","author":"Agrawal","year":"1986","journal-title":"IEEE Transactions on CAD"},{"issue":"No. 5","key":"10.1016\/0165-6074(90)90294-J_BIB3","doi-asserted-by":"crossref","first-page":"704","DOI":"10.1109\/TCAD.1987.1270316","article-title":"Accelerated Fault Simulation and Fault Grading in Combinational Circuits","volume":"Vol. CAD-6","author":"Antreich","year":"1987","journal-title":"IEEE Transactions on CAD"},{"issue":"No. 3","key":"10.1016\/0165-6074(90)90294-J_BIB4","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1984.5005647","article-title":"A Survey of Hardware Accelerators Used in Computer-Aided Design","volume":"Vol. 1","author":"Blank","year":"1984","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/0165-6074(90)90294-J_BIB5","series-title":"Diagnosis and Reliable Design of Digital Systems","author":"Breuer","year":"1976"},{"key":"10.1016\/0165-6074(90)90294-J_BIB6","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran","volume":"Vol. 3 of 3","author":"Brglez","year":"1985"},{"key":"10.1016\/0165-6074(90)90294-J_BIB7","series-title":"ESM-89: European Simulation Multiconference","first-page":"311","article-title":"Partitioning Techniques in Multiprocessor Simulators","author":"Cabodi","year":"1989"},{"key":"10.1016\/0165-6074(90)90294-J_BIB8","series-title":"Proc. 18th Int. Symp. on Fault-Tolerant Computing","article-title":"Fault Simulation in a Multilevel Environment: the MOZART Approach","author":"Cabodi","year":"1988"},{"issue":"no. 6","key":"10.1016\/0165-6074(90)90294-J_BIB9","first-page":"1006","article-title":"Advances in Concurrent Multilevel Simulation","volume":"Vol. CAD-6","author":"Gai","year":"1987","journal-title":"IEEE Transactions on CAD\/ICAS"},{"key":"10.1016\/0165-6074(90)90294-J_BIB10","series-title":"ICCAD-87: IEEE International Conference on CAD","first-page":"2","article-title":"Efficient Single Fault Propagation in Combinational Circuits","author":"Harel","year":"1987"},{"key":"10.1016\/0165-6074(90)90294-J_BIB11","first-page":"291","article-title":"An Efficient Heuristic Procedure for Partitioning Graphs","author":"Kernighau","year":"1969","journal-title":"The Bell System Technical Journal"},{"key":"10.1016\/0165-6074(90)90294-J_BIB12","doi-asserted-by":"crossref","first-page":"2873","DOI":"10.1002\/j.1538-7305.1982.tb02282.x","article-title":"Special-Purpose Computer for Logic Simulation Using Distributed Processing","volume":"Vol. 61","author":"Levendel","year":"1982","journal-title":"The Bell System Technical Journal"},{"issue":"No. 5","key":"10.1016\/0165-6074(90)90294-J_BIB13","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/PGEC.1967.264743","article-title":"Programmed Algorithms to Compute Tests to Detect and Distinguish between Failures in Logic Circuits","volume":"Vol. EC-16","author":"Roth","year":"1967","journal-title":"IEEE Transactions on Electronic Computers"},{"key":"10.1016\/0165-6074(90)90294-J_BIB14","series-title":"Proc. ISCAS-85: IEEE International Symposium on Circuits And Systems","first-page":"233","article-title":"Preparing Large Networks for a Simulation Accelerator","author":"Turner Smith","year":"1985"},{"key":"10.1016\/0165-6074(90)90294-J_BIB15","series-title":"Proc. DAC-73: Design Automation Conference","first-page":"145","article-title":"The concurrent Simulation of Nearly Identical Digital Networks","author":"Ulrich","year":"1973"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090294J?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090294J?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:00:38Z","timestamp":1551088838000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090294J"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":15,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["016560749090294J"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90294-j","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}