{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T02:22:38Z","timestamp":1649211758523},"reference-count":10,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90299-o","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"561-566","source":"Crossref","is-referenced-by-count":2,"title":["Behavioral circuit description on system level"],"prefix":"10.1016","volume":"30","author":[{"given":"Uwe","family":"Wienkop","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90299-O_BIB1","series-title":"Microprocessing and Microprogramming","article-title":"A New Concept for Chip Architecture Design \u2014 Interactive Architecture Compilation from System Specification to Register Transfer Algorithms","author":"Wienkop","year":"1990"},{"key":"10.1016\/0165-6074(90)90299-O_BIB2","series-title":"ITG\/GI Workshop: \u201cCAD-Frameworks for the Design of Integrated Circuits and Systems\u201d","article-title":"Requirements and First Attempts to a Computer Supported Architecture Design","author":"Sandweg","year":"1989"},{"key":"10.1016\/0165-6074(90)90299-O_BIB3","series-title":"Proc. of VLSI 89","article-title":"CALLAS \u2014 Conversion of Algorithms to Library Adaptable Structures","author":"Duzy","year":"1989"},{"key":"10.1016\/0165-6074(90)90299-O_BIB4","series-title":"Proc. 25th Design Automation Conference","first-page":"654","article-title":"SMART: Tools and Methods for Synthesis of VLSI\u2014Chips with Processor Architecture","author":"Bergstr\u00e4sser","year":"1988"},{"key":"10.1016\/0165-6074(90)90299-O_BIB5","series-title":"Proc. Euromicro","first-page":"465","article-title":"Synthesis of Control Units in a Design Environment for Chip Architecture","author":"Bergstr\u00e4sser","year":"1989"},{"key":"10.1016\/0165-6074(90)90299-O_BIB6","unstructured":"Synopsis Corporation: \u201cLogic Synthesis with Verilog and Synopsis\u201d Synopsis product presentation handouts"},{"key":"10.1016\/0165-6074(90)90299-O_BIB7","series-title":"Intelligent Designing means Intelligent Silicon Compilation","author":"Silicon Compilers Corporation","year":"1987"},{"key":"10.1016\/0165-6074(90)90299-O_BIB8","series-title":"Hardware Description Language and Simulator","author":"Gateway Design Automation Corporation","year":"1988"},{"key":"10.1016\/0165-6074(90)90299-O_BIB9","unstructured":"H. Endriss, G. Klein-Hessling, G. Lawitzky, B. Schallenberger: \u201cFast Evaluation of Design Alternatives \u2014 A new Approach for Exploratory Chip Design\u201d Microprocessing and Microprogramming 88"},{"key":"10.1016\/0165-6074(90)90299-O_BIB10","series-title":"The Software Factory. A Fourth Generation Software Engineering Environment","author":"Evans","year":"1989"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090299O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090299O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:00:33Z","timestamp":1551070833000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090299O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":10,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["016560749090299O"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90299-o","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}