{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T03:14:44Z","timestamp":1648523684166},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1990,8,1]],"date-time":"1990-08-01T00:00:00Z","timestamp":649468800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1990,8]]},"DOI":"10.1016\/0165-6074(90)90307-u","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"609-616","source":"Crossref","is-referenced-by-count":0,"title":["Systolic architecture for the calculation of the correlation coefficients"],"prefix":"10.1016","volume":"30","author":[{"given":"E.L.","family":"Zapata","sequence":"first","affiliation":[]},{"given":"J.C.","family":"Cabaleiro","sequence":"additional","affiliation":[]},{"given":"R.","family":"Doallo","sequence":"additional","affiliation":[]},{"given":"F.","family":"Arg\u00fcello","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(90)90307-U_BIB1","series-title":"Sparse Matrix Proc.","first-page":"256","article-title":"Systolic arrays for VLSI","author":"Kung","year":"1979"},{"key":"10.1016\/0165-6074(90)90307-U_BIB2","first-page":"1121","article-title":"On the design of algorithms for VLSI systolic arrays","volume":"71","author":"Moldovan","year":"1983"},{"issue":"1","key":"10.1016\/0165-6074(90)90307-U_BIB3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.1986.1676652","article-title":"Partitioning and mapping of algorithms into fixed size systolic arrays","volume":"C-35","author":"Moldovan","year":"1986","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(90)90307-U_BIB4","series-title":"IEEE Proc. of ICASSP'87","first-page":"764","article-title":"A design method of systolic arrays under the constraint of the number of the processors","author":"Horiike","year":"1987"},{"key":"10.1016\/0165-6074(90)90307-U_BIB5","article-title":"VLSI Array Processors","author":"Kung","year":"1988"},{"key":"10.1016\/0165-6074(90)90307-U_BIB6","volume":"Vol. 1 & 2","author":"Rosenfeld","year":"1982"},{"key":"10.1016\/0165-6074(90)90307-U_BIB7","series-title":"VLSI for Pattern Recognition and Image Processing","first-page":"133","article-title":"VLSI Wavefront arrays for Image Processing","author":"Kung","year":"1984"},{"key":"10.1016\/0165-6074(90)90307-U_BIB8","series-title":"IEEE Proc. of ISCAS'88","first-page":"2689","article-title":"Image correlation using a bit level systolic array","author":"Peisl","year":"1988"},{"key":"10.1016\/0165-6074(90)90307-U_BIB9","first-page":"647","article-title":"A VLSI systolic architecture for fuzzy clustering","volume":"vol. 24","author":"Zapata","year":"1988"},{"key":"10.1016\/0165-6074(90)90307-U_BIB10","first-page":"299","article-title":"A DBT-Based systolic architecture for hard squared error clustering","volume":"vol. 27","author":"Zapata","year":"1989"},{"key":"10.1016\/0165-6074(90)90307-U_BIB11","unstructured":"R. Doallo and E. L. Zapata. A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size. J. Parallel Computing, in print."},{"key":"10.1016\/0165-6074(90)90307-U_BIB12","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/31.44347","article-title":"Parameterizable VLSI architectures for the full-search Block-matching algorithm","volume":"vol. 36","author":"De Vos","year":"1989","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"10.1016\/0165-6074(90)90307-U_BIB13","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/31.44346","article-title":"Array architectures for block matching algorithms","volume":"vol. 36","author":"Komarek","year":"1989","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"10.1016\/0165-6074(90)90307-U_BIB14","doi-asserted-by":"crossref","first-page":"1336","DOI":"10.1109\/31.44340","article-title":"A VLSI architecture for realtime and flexible image template matching","volume":"vol. 36","author":"Chou","year":"1989","journal-title":"IEEE Trans. on Circuits and Systems"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090307U?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749090307U?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:00:24Z","timestamp":1551088824000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749090307U"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,8]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1990,8]]}},"alternative-id":["016560749090307U"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(90)90307-u","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1990,8]]}}}