{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T02:17:17Z","timestamp":1649038637050},"reference-count":15,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1991,11,1]],"date-time":"1991-11-01T00:00:00Z","timestamp":688953600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,11]]},"DOI":"10.1016\/0165-6074(91)90021-k","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"101-110","source":"Crossref","is-referenced-by-count":2,"title":["An instruction systolic array implementation of the two-dimensional Fast Fourier Transform"],"prefix":"10.1016","volume":"33","author":[{"given":"Susanta","family":"Sarkar","sequence":"first","affiliation":[]},{"given":"A.K","family":"Majumdar","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90021-K_BIB1","series-title":"The Fast Fourier Transform and its Applications","author":"Brigham","year":"1988"},{"issue":"8","key":"10.1016\/0165-6074(91)90021-K_BIB2","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1109\/TC.1983.1676314","article-title":"Two VLSI structures for Discrete Fourier Transform","volume":"c-32","author":"Bongiovanni","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"10.1016\/0165-6074(91)90021-K_BIB3","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1109\/TC.1983.1676316","article-title":"A VLSI network for variable size FFTs","volume":"c-32","author":"Bongiovanni","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/0165-6074(91)90021-K_BIB4","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/12.2269","article-title":"An architecture for a video-rate two-dimensional Fast Fourier Transform processor","volume":"c-37","author":"Taylor","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(91)90021-K_BIB5","series-title":"Fast Fourier Transform and Convolution Algorithms","author":"Nussbaumer","year":"1982"},{"key":"10.1016\/0165-6074(91)90021-K_BIB6","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/T-C.1971.223205","article-title":"Parallel processing with the perfect shuffle","volume":"c-20","author":"Stone","year":"1971","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(91)90021-K_BIB7","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1016\/0167-9260(86)90038-6","article-title":"The Instrution Systolic Array - A parallel architecture for VLSI integration","volume":"4","author":"Lang","year":"1986","journal-title":"VLSI J."},{"key":"10.1016\/0165-6074(91)90021-K_BIB8","series-title":"Proc. Internat. Conf. on Systolic Arrays","first-page":"295","article-title":"Transitive closure on an Instruction Systolic Array","author":"Lang","year":"1988"},{"issue":"1","key":"10.1016\/0165-6074(91)90021-K_BIB9","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","volume":"vol. 15","author":"Kung","year":"1982","journal-title":"Computer"},{"key":"10.1016\/0165-6074(91)90021-K_BIB10","series-title":"Proc. Internat. Conf. on Systolic Arrays","first-page":"116","article-title":"A VLSI architecturee for parallel computation of FFT","author":"Shin","year":"1989"},{"key":"10.1016\/0165-6074(91)90021-K_BIB11","first-page":"191","article-title":"High-throughout, reduced hardware systolic solution to prime factor Discrete Fourier Transform algorithm","volume":"137","author":"Jones","year":"1990"},{"key":"10.1016\/0165-6074(91)90021-K_BIB12","first-page":"211","article-title":"2-D systolic solution to Discrete Fourier Transform","volume":"136","author":"Jones","year":"1989"},{"key":"10.1016\/0165-6074(91)90021-K_BIB13","series-title":"Computer Architecture and Parailel Processing","author":"Hwang","year":"1984"},{"key":"10.1016\/0165-6074(91)90021-K_BIB14","series-title":"Theory and Applications of Digital Signal Processing","author":"Rabiner","year":"1988"},{"key":"10.1016\/0165-6074(91)90021-K_BIB15","series-title":"VLSI Array Processors","author":"Kung","year":"1988"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190021K?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190021K?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:21:40Z","timestamp":1551090100000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190021K"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,11]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1991,11]]}},"alternative-id":["016560749190021K"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90021-k","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,11]]}}}