{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T23:17:19Z","timestamp":1648855039353},"reference-count":4,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90326-o","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"75-82","source":"Crossref","is-referenced-by-count":17,"title":["Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation"],"prefix":"10.1016","volume":"32","author":[{"given":"K.","family":"Eshraghian","sequence":"first","affiliation":[]},{"given":"R.","family":"Sarmiento","sequence":"additional","affiliation":[]},{"given":"P.P.","family":"Carballo","sequence":"additional","affiliation":[]},{"given":"A.","family":"N\u00fa\u00f1ez","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90326-O_BIB1","series-title":"Fundamentals of High Speed Systems: Gallium Arsenide VLSI Technology","author":"Eshraghian","year":"1991"},{"key":"10.1016\/0165-6074(91)90326-O_BIB2","first-page":"816","article-title":"The application of Gallium Arsenide Integrated Circuit Technology to the Design and Fabrication of Future Generation Digital Signal Processors: Problems and Promises","volume":"VOL. 76","author":"Gilbert","year":"1987"},{"issue":"NO. 5","key":"10.1016\/0165-6074(91)90326-O_BIB3","doi-asserted-by":"crossref","first-page":"1226","DOI":"10.1109\/4.62146","article-title":"A 6.5-ns GaAs 20x20-b Parallel Multiplier with 67-ps Gate Delay","volume":"VOL. 25","author":"Singh","year":"1990","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"No. 12","key":"10.1016\/0165-6074(91)90326-O_BIB4","first-page":"41","article-title":"A Regular Layout for Parallel Adders","volume":"Vol. 16","author":"Brent","year":"1983","journal-title":"IEEE Transactions on Computers"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190326O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190326O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:50:30Z","timestamp":1552614630000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190326O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":4,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190326O"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90326-o","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}