{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T16:17:36Z","timestamp":1649002656177},"reference-count":16,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90346-u","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"199-206","source":"Crossref","is-referenced-by-count":0,"title":["Scheduling in a continuous area-time design space"],"prefix":"10.1016","volume":"32","author":[{"given":"Jordl","family":"Cortadella","sequence":"first","affiliation":[]},{"given":"Rosa M.","family":"Badia","sequence":"additional","affiliation":[]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90346-U_BIB1","doi-asserted-by":"crossref","DOI":"10.1145\/800123.803975","article-title":"Automated Exploration of the Design Space for Register Transfer (RT) Systems","author":"Barbacci","year":"1973"},{"key":"10.1016\/0165-6074(91)90346-U_BIB2","series-title":"Graphs and Hypergraphs","author":"Berge","year":"1973"},{"key":"10.1016\/0165-6074(91)90346-U_BIB3","series-title":"Silicon Compilation","article-title":"The Yorktown Silicon Compiler","author":"Brayton","year":"1988"},{"issue":"n. 7","key":"10.1016\/0165-6074(91)90346-U_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/43.31534","article-title":"Algorithms for Hardware Allocation and Data Path Synthesis","volume":"v. 8","author":"Devadas","year":"1989","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"10.1016\/0165-6074(91)90346-U_BIB5","article-title":"The High-Level Synthesis of Digital Systems","volume":"v. 78","author":"McFarland","year":"1990"},{"key":"10.1016\/0165-6074(91)90346-U_BIB6","series-title":"Proc. of European Design Automation Conference","article-title":"A neural net based Self Organising Scheduling Algorithm","author":"Hemani","year":"1990"},{"issue":"n. 4598","key":"10.1016\/0165-6074(91)90346-U_BIB7","doi-asserted-by":"crossref","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","volume":"v. 220","author":"Kirkpatrick","year":"1983","journal-title":"Science"},{"key":"10.1016\/0165-6074(91)90346-U_BIB8","series-title":"VLSI and Modern Signal Processing","author":"Kung","year":"1985"},{"issue":"n. 6","key":"10.1016\/0165-6074(91)90346-U_BIB9","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1987.1270350","article-title":"Design Tools for Intelligent Silicon Compilation","volume":"v. 6","author":"Pangrle","year":"1987","journal-title":"IEEE Trans. on CAD"},{"key":"10.1016\/0165-6074(91)90346-U_BIB10","series-title":"Force-Directed Scheduling in Automatic Data Path Synthesis, 24th DAC","author":"Paulin","year":"1987"},{"key":"10.1016\/0165-6074(91)90346-U_BIB11","series-title":"HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis, 23rd DAC","author":"Paulin","year":"1986"},{"key":"10.1016\/0165-6074(91)90346-U_BIB12","series-title":"MAHA: A Program for Datapath Synthesis, 23th DAC","author":"Parker","year":"1986"},{"key":"10.1016\/0165-6074(91)90346-U_BIB13","series-title":"VLSI Placement and Global Routing Using Simulated Annealing","author":"Sechen","year":"1988"},{"key":"10.1016\/0165-6074(91)90346-U_BIB14","series-title":"The System Architect's Workbench, 25th DAC","author":"Thomas","year":"1988"},{"issue":"n. 3","key":"10.1016\/0165-6074(91)90346-U_BIB15","article-title":"Automated Synthesis of Data Paths in Digital Systems","volume":"v. 5","author":"Tseng","year":"1986","journal-title":"IEEE Trans. on CAD"},{"key":"10.1016\/0165-6074(91)90346-U_BIB16","series-title":"Simulated Annealing for VLSI Design","author":"Wong","year":"1988"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190346U?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190346U?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T05:40:08Z","timestamp":1585114808000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190346U"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":16,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190346U"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90346-u","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}