{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T14:52:55Z","timestamp":1648738375926},"reference-count":15,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90363-x","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"307-313","source":"Crossref","is-referenced-by-count":4,"title":["A Prolog-based design environment for the high-level synthesis of application-specific architectures"],"prefix":"10.1016","volume":"32","author":[{"given":"P.","family":"Tsanakas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Papakonstantinou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90363-X_BIB1","first-page":"76","article-title":"Automatic hardware synthesis","volume":"71","author":"Shiva","year":"1983"},{"key":"10.1016\/0165-6074(91)90363-X_BIB2","first-page":"301","article-title":"The high-level synthesis of digital systems","volume":"78","author":"McFarlant","year":"1990"},{"key":"10.1016\/0165-6074(91)90363-X_BIB3","series-title":"Proc. of the 19th IEEE Design Automation Conference","article-title":"Modular hardware synthesis description\/simulation using DDL","author":"Shiva","year":"1982"},{"key":"10.1016\/0165-6074(91)90363-X_BIB4","series-title":"Proc. of the Conf. on Advanced Research in VLSI","first-page":"28","article-title":"Generating custom high performance VLSI designs from succinct algorithm descriptions","author":"Siskind","year":"1982"},{"issue":"5","key":"10.1016\/0165-6074(91)90363-X_BIB5","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1093\/comjnl\/32.5.453","article-title":"An FP-based design methodology for problem-oriented architectures","volume":"32","author":"Tsanakas","year":"1989","journal-title":"The Computer Journal"},{"key":"10.1016\/0165-6074(91)90363-X_BIB6","series-title":"to be presented at the Int. Conference on Concurrent Engineering and Electronic Design Automation","article-title":"An FP-based methodology for the automatic VLSI implementation of a parsing algorithm","author":"Papakonstantinou","year":"1991"},{"key":"10.1016\/0165-6074(91)90363-X_BIB7","series-title":"Int. Conf. on Functional Langs and Comp. Architecture","article-title":"Designing regular array architectures using higher-order functions","author":"Sheeran","year":"1985"},{"key":"10.1016\/0165-6074(91)90363-X_BIB8","series-title":"Synthesis of digital designs from recursion equations","author":"Johnson","year":"1983"},{"key":"10.1016\/0165-6074(91)90363-X_BIB9","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1016\/0004-3702(84)90044-4","article-title":"VERIFY: A program for proving correctness of digital hardware designs","volume":"24","author":"Barrow","year":"1984","journal-title":"Artificial Intelligence"},{"key":"10.1016\/0165-6074(91)90363-X_BIB10","first-page":"19","article-title":"Formal verification of digital circuits","volume":"1","author":"Nagendra","year":"1988","journal-title":"IEEE Circuits and Devices Magazine"},{"key":"10.1016\/0165-6074(91)90363-X_BIB11","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1016\/0165-6074(89)90189-0","article-title":"Prolog as a formalism for VLSI design specification","volume":"25","author":"Grabowiecki","year":"1989","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(91)90363-X_BIB12","series-title":"Proceedings of COMPEURO","article-title":"Prolog as a formalism for systolic architectures","author":"Snyers","year":"1987"},{"key":"10.1016\/0165-6074(91)90363-X_BIB13","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1016\/0165-6074(89)90040-9","article-title":"Formal hardware specification and verification using Ptolog","volume":"27","author":"Brezocnik","year":"1989","journal-title":"Microprogramming and Microprocessing"},{"key":"10.1016\/0165-6074(91)90363-X_BIB14","series-title":"Programming in Prolog","author":"Clocksin","year":"1981"},{"key":"10.1016\/0165-6074(91)90363-X_BIB15","author":"Borland Inc.","year":"1988","journal-title":"Turbo Prolog Reference Guide"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190363X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190363X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:50:06Z","timestamp":1552614606000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190363X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":15,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190363X"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90363-x","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}