{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T14:16:23Z","timestamp":1649081783469},"reference-count":35,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90364-y","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:10Z","timestamp":1060304170000},"page":"315-321","source":"Crossref","is-referenced-by-count":0,"title":["An architectural design support environment for high-performance digital systems"],"prefix":"10.1016","volume":"32","author":[{"given":"Stefano","family":"Antoniazzi","sequence":"first","affiliation":[]},{"given":"Mirella","family":"Mastretti","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90364-Y_BIB1","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(90)90297-M","article-title":"An Interactive Environment for Hardware\/Software System Design at the Specification Level","volume":"Vol. 30","author":"Antoniazzi","year":"1990","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB2","series-title":"OSF\/MOTIF: Guida alla progettazione di applicazioni","author":"Antoniazzi","year":"1991"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB3","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(90)90284-G","article-title":"From program to hardware: a parallel architecture compiler","volume":"Vol. 30","author":"Auguin","year":"1990","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1981.6312154","article-title":"Instruction Set Processor Spefications (ISPS): The Notation and Its Applications","author":"Barbacci","year":"1981","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"10.1016\/0165-6074(91)90364-Y_BIB5","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1002\/spe.4380180507","article-title":"Process-Graph Analyser: A Front-End Tool for VHDL Behavioural Synthesis","volume":"Vol. 18","author":"Bhasker","year":"1988","journal-title":"Software: Practice and Experience"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB6","series-title":"27th Design Automation Conference","article-title":"Architecture Synthesis of High-Performance Application-Specific Processors","author":"Breternitz","year":"1990"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB7","doi-asserted-by":"crossref","DOI":"10.1109\/32.21752","article-title":"Software CAD: a revolutionary approach","author":"Buhr","year":"1989","journal-title":"ACM Transactions on Software Engineering"},{"issue":"No. 1","key":"10.1016\/0165-6074(91)90364-Y_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/12.46279","article-title":"A Decomposition Approach for Balancing Large-Scale Acyclic Data Flow Graphs","volume":"Vol. 39","author":"Chang","year":"1990","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB9","article-title":"Communicating Petri Nets","author":"Degli Antoni","year":"1991"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB10","series-title":"25th Design Automation Conference","article-title":"HERCULES - A System for High-level Synthesis","author":"De Micheli","year":"1988"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB11","series-title":"Proc. of ISCAS","article-title":"Analysis and Modeling of Sequential Iterative Algorithms for Parallel and Pipeline Implementations","author":"Deprettere","year":"1988"},{"issue":"No. 2","key":"10.1016\/0165-6074(91)90364-Y_BIB12","doi-asserted-by":"crossref","DOI":"10.1016\/0020-0190(77)90078-3","article-title":"On the Partial Computation Principle","volume":"Vol. 6","author":"Ershov","year":"1977","journal-title":"Information Processing Letters"},{"issue":"7","key":"10.1016\/0165-6074(91)90364-Y_BIB13","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","article-title":"Trace scheduling: a technique for global microcode compaction","volume":"C-30","author":"Fisher","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB14","series-title":"23rd Design Automation Conference","article-title":"Flow Graph Representation","author":"Gajski","year":"1986"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB15","series-title":"ESPRIT Summer School on Future Parallel Computers","article-title":"Data Flow Computers and Languages","author":"Gurd","year":"1986"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB16","series-title":"Communicating Sequential Processes","author":"Hoare","year":"1985"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB17","series-title":"Object-Oriented Programming in COMMON LISP","author":"Keene","year":"1989"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB18","series-title":"26th Design Automation Conference","article-title":"Three Competing Design Methodologies for ASICs: Architectural Synthesis, Logic Synthesis and Module Generation","author":"Keutzer","year":"1989"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB19","series-title":"VLSI Array Processors","author":"Kung","year":"1988"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB20","series-title":"26th Design Automation Conference","article-title":"Architectural Partitioning for System Level Design","author":"Lagnese","year":"1989"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB21","series-title":"26th Desing Automation Conference","article-title":"GABRIEL: A Design Environment for Programmable DSPs","author":"Lee","year":"1989"},{"issue":"No. 12","key":"10.1016\/0165-6074(91)90364-Y_BIB22","article-title":"DAS for Embedded Applications","volume":"Vol. 7","author":"Levine","year":"1988","journal-title":"DEC PROFESSIONAL"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB23","series-title":"Proc. of ISCAS","article-title":"Automated Generation of Multiprocessor Arrays","author":"Lin","year":"1988"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB24","series-title":"23rd Design Automation Conference","article-title":"Using Bottom-up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioural Descriptions","author":"McFarland","year":"1986"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB25","series-title":"25th Design Automation Conference","article-title":"Tutorial on High-level Synthesis","author":"McFarland","year":"1988"},{"issue":"No. 1","key":"10.1016\/0165-6074(91)90364-Y_BIB26","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1986.1676652","article-title":"Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays","volume":"Vol. C-35","author":"Moldovan","year":"1986","journal-title":"IEEE Transactions on Computers"},{"issue":"No.3","key":"10.1016\/0165-6074(91)90364-Y_BIB27","doi-asserted-by":"crossref","DOI":"10.1109\/43.3169","article-title":"Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications","volume":"Vol.7","author":"Park","year":"1988","journal-title":"IEEE Transactions on CAD"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB28","series-title":"26th Design Automation Conference","article-title":"Scheduling and Binding Algorithms for High-Level Synthesis","author":"Paulin","year":"1989"},{"issue":"No. 5","key":"10.1016\/0165-6074(91)90364-Y_BIB29","doi-asserted-by":"crossref","DOI":"10.1109\/TSE.1980.230492","article-title":"Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets","volume":"Vol. SE-6","author":"Ramamoorthy","year":"1980","journal-title":"IEEE Transactions on Software Engineering"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB30","unstructured":"Sarkar V. and Hennessy J., Compile-time Partitioning and Scheduling of Parallel Programs, SIGPLAN '86 Symposium on Compiler Construction."},{"key":"10.1016\/0165-6074(91)90364-Y_BIB31","series-title":"27th Design Automation Conference","article-title":"Global Hardware Synthesis from Behavioral Dataflow Descriptions","author":"Scheichenzuber","year":"1990"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB32","series-title":"Common Lisp: The Language","author":"Steele","year":"1984"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB33","series-title":"25th Design Automation Conference","article-title":"The System Architect's Workbench","author":"Thomas","year":"1988"},{"issue":"No.10","key":"10.1016\/0165-6074(91)90364-Y_BIB34","doi-asserted-by":"crossref","DOI":"10.1109\/TSE.1986.6313018","article-title":"Allocating Programs Containing Branches and Loops Within a Multiple Processor System","volume":"Vol.SE-12","author":"Towsley","year":"1986","journal-title":"IEEE Transactions on Software Engineering"},{"key":"10.1016\/0165-6074(91)90364-Y_BIB35","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(90)90303-Q","article-title":"Data Flow Methods in the Design of Parallel Computing Systems","volume":"30","author":"Tyrrel","year":"1990","journal-title":"Microprocessing and Microprogramming"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190364Y?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190364Y?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T21:50:05Z","timestamp":1552600205000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190364Y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":35,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190364Y"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90364-y","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}