{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T23:56:40Z","timestamp":1649203000614},"reference-count":21,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90365-z","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"323-331","source":"Crossref","is-referenced-by-count":3,"title":["Task level behavioral hardware description"],"prefix":"10.1016","volume":"32","author":[{"given":"L.P.M.","family":"Benders","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.P.J.","family":"Stevens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90365-Z_BIB1","series-title":"Compilers: principles, techniques and tools","author":"Aho","year":"1989"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB2","series-title":"Synchronization of parallel programs","author":"Andre","year":"1985"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB3","article-title":"Requirements and architecture modelling tool specifying synchronization and communication for implementing concurrent transformations in VLSI","author":"Benders","year":"1988","journal-title":"internal report"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB4","article-title":"Task level behavioral VHDL","author":"Benders","year":"1991","journal-title":"reference guide"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB5","series-title":"VHDL-forum for CAD in Europe, spring 91 meeting","article-title":"Task level behavioral description translation into IEEE VHDL","author":"Benders","year":"1991"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB6","author":"Coelho","year":"1989"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB7","series-title":"Structured Analysis and System Specification","author":"Demarco","year":"1987"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB8","unstructured":"Dykstra E.W.: \u201cA tutorial on the split binary semaphore\u201d, internal paper TUE EWD 703"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB9","unstructured":"Dykstra E.W.: \u201cThe superfluity of the general semaphore\u201d, internal paper TUE EWD 734;"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB10","series-title":"Strategies for Real-Time Specifications","author":"Hattley","year":"1987"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB11","series-title":"Communicating Sequential Processes","author":"Hoare","year":"1985"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB12","unstructured":"Hulzebos R.M.:\u201cA Hardware Oriented Description and Simulation System\u201d, Institute for Continuing Education, Eindhoven University of Technology, The Netherlands, AIO-EB-011;"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB13","year":"1988"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB14","series-title":"VHDL: hardware description and design","author":"Lipsett","year":"1989"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB15","series-title":"Systematischer Entwurf digitaler Systeme","author":"Rammig","year":"1989"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB16","series-title":"Algorithms for mutual exclusion","author":"Raynal","year":"1986"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB17","unstructured":"Rozenblad R.S.E.:\u201cHigh Level Simulation for Process Descriptions\u201d, Institute for Continuing Education, Eindhoven University of Technology,The Netherlands, AIO-EB-006;"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB18","series-title":"Distributed systems and computer networks","author":"Sloman","year":"1987"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB19","series-title":"Proceedings Euromicro '90","first-page":"321","article-title":"System level VLSI design","author":"Stevens","year":"1990"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB20","unstructured":"Vankan F.:\u201cDesign of VHDL synthesis tool\u201d, Institute for Continuing Education, Eindhoven University of Technology, The Netherlands AIO-EB-010;"},{"key":"10.1016\/0165-6074(91)90365-Z_BIB21","volume":"vol. 1, 2, 3","author":"Ward","year":"1985"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190365Z?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190365Z?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:50:05Z","timestamp":1552614605000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190365Z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":21,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190365Z"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90365-z","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}