{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:40:02Z","timestamp":1648989602981},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90380-c","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"417-423","source":"Crossref","is-referenced-by-count":1,"title":["Strategy of one and half layer routing"],"prefix":"10.1016","volume":"32","author":[{"given":"Michal","family":"Serv\u00edt","sequence":"first","affiliation":[]},{"given":"Jan","family":"Schmidt","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90380-C_BIB1","series-title":"Layout Design and Verification","article-title":"Channel Routing","author":"Burstein","year":"1986"},{"key":"10.1016\/0165-6074(91)90380-C_BIB2","series-title":"Layout Design and Verification","article-title":"Global Routing","author":"Kuh","year":"1986"},{"key":"10.1016\/0165-6074(91)90380-C_BIB3","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/TEC.1961.5219222","article-title":"An Algorithm for Path Connections and its Application","volume":"EC-10","author":"Lee","year":"1961","journal-title":"IRE Trans. Electron. Computers"},{"key":"10.1016\/0165-6074(91)90380-C_BIB4","first-page":"285","article-title":"The Shortest Path Through a Maze","volume":"30","author":"Moore","year":"1959","journal-title":"Annals of the Harvard Computation Laboratory"},{"key":"10.1016\/0165-6074(91)90380-C_BIB5","series-title":"Routing on Integrated Circuits and Printed Circuit Boards","author":"Serv\u00edt","year":"1988"},{"key":"10.1016\/0165-6074(91)90380-C_BIB6","series-title":"Layout Design and Verification","article-title":"Maze-Running and Line-Search Algorithms","author":"Ohtsuki","year":"1986"},{"key":"10.1016\/0165-6074(91)90380-C_BIB7","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/TC.1976.5009200","article-title":"Some Variations of Lee's Algorithm","volume":"C-25","author":"Hoel","year":"1976","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/0165-6074(91)90380-C_BIB8","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1016\/0010-4485(80)90027-5","article-title":"Experiments with Routing on Printed Circuit Boards","volume":"12","author":"Serv\u00edt","year":"1980","journal-title":"Computer Aided Design"},{"key":"10.1016\/0165-6074(91)90380-C_BIB9","series-title":"22nd DA Conf. Proc.","first-page":"131","article-title":"An Algorithm for One and Half Layer Channel Routing","author":"Song","year":"1985"},{"key":"10.1016\/0165-6074(91)90380-C_BIB10","first-page":"21","article-title":"Heuristic Algorithms for Restilinear Steiner Trees","volume":"7","author":"Serv\u00edt","year":"1981","journal-title":"Digital Processes"},{"key":"10.1016\/0165-6074(91)90380-C_BIB11","first-page":"231","article-title":"A Comparison of Wire Spreading Metrics for Printed Circuit boards","volume":"2","author":"Rubin","year":"1978","journal-title":"J. of Design Automation and Fault-Tolerant Computing"},{"key":"10.1016\/0165-6074(91)90380-C_BIB12","first-page":"177","article-title":"Minimizng the Number of Feedthroughs in Two-layer Printed boards","volume":"3","author":"Serv\u00edt","year":"1977","journal-title":"Digital Processes"},{"key":"10.1016\/0165-6074(91)90380-C_BIB13","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/TCAD.1984.1270074","article-title":"An Unconstrained Topological Via Minimization Problem for Two-Layer Routing","volume":"CAD-3","author":"Sadowska","year":"1984","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/0165-6074(91)90380-C_BIB14","series-title":"Custom Circuits Conference Proc.","article-title":"Routing on Gate Arrays with One Custom Interconnection Layer","author":"Serv\u00edt","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190380C?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190380C?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:30:39Z","timestamp":1552613439000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190380C"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190380C"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90380-c","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}