{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T08:07:07Z","timestamp":1649146027462},"reference-count":6,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1991,8,1]],"date-time":"1991-08-01T00:00:00Z","timestamp":681004800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1991,8]]},"DOI":"10.1016\/0165-6074(91)90402-f","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"565-572","source":"Crossref","is-referenced-by-count":0,"title":["DSP-architecture design with a Petri-net-based simulator"],"prefix":"10.1016","volume":"32","author":[{"given":"Ky\u00f6sti","family":"Rautiola","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pekla","family":"Jokitalo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(91)90402-F_BIB1","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/PROC.1973.9030","article-title":"The Viterbi Algorithm","volume":"Vol. 61","author":"Forney","year":"1973","journal-title":"IEEE"},{"key":"10.1016\/0165-6074(91)90402-F_BIB2","first-page":"454","article-title":"Digital Communication","author":"Proakis","year":"1989"},{"key":"10.1016\/0165-6074(91)90402-F_BIB3","doi-asserted-by":"crossref","unstructured":"P.G. Gulak, E. Shwedyk. VLSI Structures for Viterbi Receivers: Part I - General Theory and Applications, IEEE Journal on Selected Areas in Communications, Vol. sac-4, no. 1,","DOI":"10.1109\/JSAC.1986.1146304"},{"issue":"No. 8","key":"10.1016\/0165-6074(91)90402-F_BIB4","doi-asserted-by":"crossref","first-page":"785","DOI":"10.1109\/26.31176","article-title":"Parallel Viterbi Algorithm Implementation: Breaking the ACS-Bottleneck","volume":"Vol. COM-37","author":"Fettweis","year":"1989","journal-title":"IEEE Trans. Commun."},{"key":"10.1016\/0165-6074(91)90402-F_BIB5","author":"Research triangle Institute","year":"1988","journal-title":"ADAS User Manual"},{"key":"10.1016\/0165-6074(91)90402-F_BIB6","article-title":"An Architecture Design and Assessment System","author":"Frank","year":"1985","journal-title":"VLSI Design"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190402F?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749190402F?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T05:33:46Z","timestamp":1585114426000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749190402F"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,8]]},"references-count":6,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1991,8]]}},"alternative-id":["016560749190402F"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(91)90402-f","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1991,8]]}}}