{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T18:09:33Z","timestamp":1649009373376},"reference-count":6,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,2,1]],"date-time":"1992-02-01T00:00:00Z","timestamp":696902400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,2]]},"DOI":"10.1016\/0165-6074(92)90110-s","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"93-96","source":"Crossref","is-referenced-by-count":1,"title":["Design control in a high level synthesis system"],"prefix":"10.1016","volume":"34","author":[{"given":"D.","family":"Mozos","sequence":"first","affiliation":[]},{"given":"J.","family":"Septi\u00e9n","sequence":"additional","affiliation":[]},{"given":"F.","family":"Tirado","sequence":"additional","affiliation":[]},{"given":"R.","family":"Hermida","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90110-S_BIB1","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1109\/43.55208","article-title":"Chippe: A System for Constraint Driven Behavioral Synthesis","author":"Brewer","year":"1990","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/0165-6074(92)90110-S_BIB2","series-title":"An Artificial Intelligence Approach to VLSI Design","author":"Kowalski","year":"1985"},{"key":"10.1016\/0165-6074(92)90110-S_BIB3","doi-asserted-by":"crossref","DOI":"10.22215\/etd\/1988-09796","article-title":"High-Level Synthesis of Digital Circuits Using Global Scheduling and Binding Algorithms","author":"Paulin","year":"1988"},{"key":"10.1016\/0165-6074(92)90110-S_BIB4","first-page":"55","article-title":"Hardware Allocation in FIDIAS System","volume":"90","author":"Scpti\u00e9n","year":"1990","journal-title":"Compeuro"},{"key":"10.1016\/0165-6074(92)90110-S_BIB5","article-title":"A Hardware Allocator Guided by Cost Functions","volume":"91","author":"Septi\u00e9n","year":"1991","journal-title":"Euromicro"},{"key":"10.1016\/0165-6074(92)90110-S_BIB6","series-title":"Proceedings of the Ninth IASTED International Symposium in Applied Informatics","first-page":"437","article-title":"A Design Expert for the Synthesis of Digital Architectures","author":"Mozos","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290110S?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290110S?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T05:39:53Z","timestamp":1585114793000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749290110S"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,2]]},"references-count":6,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,2]]}},"alternative-id":["016560749290110S"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90110-s","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,2]]}}}