{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T21:22:35Z","timestamp":1649107355443},"reference-count":3,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,2,1]],"date-time":"1992-02-01T00:00:00Z","timestamp":696902400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,2]]},"DOI":"10.1016\/0165-6074(92)90132-q","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"193-196","source":"Crossref","is-referenced-by-count":0,"title":["Timimg model for SDCFL digital circuits"],"prefix":"10.1016","volume":"34","author":[{"given":"Luis","family":"G\u00f3mez","sequence":"first","affiliation":[]},{"given":"Antonio","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"N\u00fa\u00f1ez","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"NO. 3","key":"10.1016\/0165-6074(92)90132-Q_BIB1","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCAD.1985.1270130","article-title":"A Switch-Level Timing Verifier for Digital MOS VLSI","volume":"vol. CAD-4","author":"Ousterhout","year":"1985","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"NO. 3","key":"10.1016\/0165-6074(92)90132-Q_BIB2","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/TCAD.1982.1270004","article-title":"The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits","volume":"vol. CAD-1","author":"Lelarasmee","year":"1982","journal-title":"IEEE Trans. Computer-Aided Design of IC and Systems"},{"issue":"NO. 9","key":"10.1016\/0165-6074(92)90132-Q_BIB3","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/43.35557","article-title":"An Accurate and Efficient Delay Time Modeling for MOS Logic Circuits Using Polynomial Approximation","volume":"vol. 8","author":"Jun","year":"1989","journal-title":"IEEE Trans. Computer-Aided Design"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290132Q?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290132Q?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:50:48Z","timestamp":1552614648000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749290132Q"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,2]]},"references-count":3,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,2]]}},"alternative-id":["016560749290132Q"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90132-q","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,2]]}}}