{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T22:34:55Z","timestamp":1649111695197},"reference-count":11,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,2,1]],"date-time":"1992-02-01T00:00:00Z","timestamp":696902400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,2]]},"DOI":"10.1016\/0165-6074(92)90140-3","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"227-230","source":"Crossref","is-referenced-by-count":1,"title":["Dispatching simultaneous instructions"],"prefix":"10.1016","volume":"34","author":[{"given":"Fernando M.B.","family":"Barbosa","sequence":"first","affiliation":[]},{"given":"Edil S.T.","family":"Fernandes","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"No. 9","key":"10.1016\/0165-6074(92)90140-3_BIB1","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/TC.1986.1676841","article-title":"An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors","volume":"Vol. C-35","author":"Acosta","year":"1986","journal-title":"IEEE Transactions on Computers"},{"issue":"No. 11","key":"10.1016\/0165-6074(92)90140-3_BIB2","first-page":"2","article-title":"The IBM System\/360 Model 91: Machine Philosophy and Instruction Handling","author":"Anderson","year":"1967","journal-title":"IBM Journal"},{"key":"10.1016\/0165-6074(92)90140-3_BIB3","article-title":"Hardware Extraction of Low Level Concurrency from Sequential Instruction Streams","author":"Uht","year":"1985"},{"key":"10.1016\/0165-6074(92)90140-3_BIB4","first-page":"76","article-title":"The Concurrent Execution of Multiple Instruction Streams on Superscalar Processors","author":"Daddis","year":"1991"},{"issue":"No. 1","key":"10.1016\/0165-6074(92)90140-3_BIB5","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1147\/rd.341.0037","article-title":"Machine Organization of the IBM RISC System\/6000 Processor","volume":"Vol. 34","author":"Grohoski","year":"1990","journal-title":"IBM Journal of Research and Development"},{"issue":"No. 4","key":"10.1016\/0165-6074(92)90140-3_BIB6","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/356654.356657","article-title":"Look-Ahead Processors","volume":"Vol. 7","author":"Keller","year":"1975","journal-title":"Computing Surveys"},{"issue":"No. 2","key":"10.1016\/0165-6074(92)90140-3_BIB7","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/0141-9331(90)90143-J","article-title":"1860 Microprocessor Internal Architecture","volume":"Vol. 14","author":"Margulis","year":"1990","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/0165-6074(92)90140-3_BIB8","first-page":"33","article-title":"Parallel Operation in the Control Data 6600","volume":"Vol. 26","author":"Thornton","year":"1964"},{"issue":"No. 8","key":"10.1016\/0165-6074(92)90140-3_BIB9","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1109\/TC.1973.5009154","article-title":"Representation of Concurrency with Ordering Matrices","volume":"Vol. C-22","author":"Tjaden","year":"1973","journal-title":"IEEE Transactions on Computers"},{"issue":"No. 11","key":"10.1016\/0165-6074(92)90140-3_BIB10","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An Efficient Algorithm for Exploiting Multiple Arithmetic Units","author":"Tomasulo","year":"1967","journal-title":"IBM Journal"},{"key":"10.1016\/0165-6074(92)90140-3_BIB11","series-title":"Proceedings of the 1991 International Conference on Parallel Processing, Vol. I Architecture, Chicago, IL, USA","first-page":"128","article-title":"Microprocessor Architecture with Multi-bit Scoreboard Concurrency Control","author":"Tran","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492901403?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492901403?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:50:43Z","timestamp":1552614643000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607492901403"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,2]]},"references-count":11,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,2]]}},"alternative-id":["0165607492901403"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90140-3","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,2]]}}}