{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T21:48:41Z","timestamp":1649195321290},"reference-count":15,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0165-6074(92)90309-u","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"151-158","source":"Crossref","is-referenced-by-count":2,"title":["Estimators for logic minimization and implementation selection of finite state machines"],"prefix":"10.1016","volume":"35","author":[{"given":"A.J.W.M.","family":"ten Berg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90309-U_BIB1","series-title":"APL Programs for the Mathematics Classroom","author":"Thomson","year":"1989"},{"key":"10.1016\/0165-6074(92)90309-U_BIB2","article-title":"Algorithmische entwurfsverfahren fuer kombinierte pla\/rom-steuerwerke unter verwendung van zaehlern","author":"Amann","year":"1987"},{"key":"10.1016\/0165-6074(92)90309-U_BIB3","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/TCAD.1985.1270123","article-title":"Optimal State Assignment for Finite State Machines","volume":"vol. CAD-4","author":"DeMicheli","year":"1985","journal-title":"IEEE Trans. Comp. Aided Design"},{"issue":"No. 1","key":"10.1016\/0165-6074(92)90309-U_BIB4","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/43.62788","article-title":"Exact Algorithms for Output Encoding, State Assignment, and Four-Level Boolean Minimization","volume":"Vol. 10","author":"Devadas","year":"1991","journal-title":"IEEE Trans. on CAD"},{"key":"10.1016\/0165-6074(92)90309-U_BIB5","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1016\/0165-6074(82)90096-5","article-title":"Efficiency and Performance Comparison of Different Design Methodologies for Control Parts of Microprocessors","author":"Obrebska","year":"1982","journal-title":"Microprocessing and Microprogramming 10"},{"key":"10.1016\/0165-6074(92)90309-U_BIB6","series-title":"Proc. of the 15th annual workshop on Microprogramming- Micro-15","first-page":"79","article-title":"The \u201cCultures\u201d of Microprogramming","author":"Tredennick","year":"1982"},{"key":"10.1016\/0165-6074(92)90309-U_BIB7","series-title":"Proc. of the 26th ACM\/IEEE Design Automation Conference","first-page":"333","article-title":"Horizontal Partitioning of PLA-based Finite State Machines","author":"Paulin","year":"1989"},{"key":"10.1016\/0165-6074(92)90309-U_BIB8","series-title":"Proc. EDAC 1991","first-page":"368","article-title":"Optimization of Micro-Controllers by Partitioning","author":"Tarroux","year":"1991"},{"issue":"no. 9","key":"10.1016\/0165-6074(92)90309-U_BIB9","doi-asserted-by":"crossref","first-page":"905","DOI":"10.1109\/43.59068","article-title":"NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation","volume":"vol. 9","author":"Villa","year":"1990","journal-title":"IEEE Trans. on CAD"},{"key":"10.1016\/0165-6074(92)90309-U_BIB10","series-title":"Microprogrammin Principles and Practices","author":"Husson","year":"1970"},{"key":"10.1016\/0165-6074(92)90309-U_BIB11","series-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"Brayton","year":"1984"},{"issue":"No. 2","key":"10.1016\/0165-6074(92)90309-U_BIB12","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/0010-4485(83)90173-2","article-title":"Smile ; A Computer Program for partitioning of programmed logic arrays","volume":"vol 15","author":"De Micheli","year":"1983","journal-title":"Computer Aided design"},{"key":"10.1016\/0165-6074(92)90309-U_BIB13","series-title":"IEEE Proc. Int. Conf. on Computer Aided Design","first-page":"180","article-title":"Partitioning Programmable Logic Arrays Summary","author":"Hennessy","year":"1983"},{"key":"10.1016\/0165-6074(92)90309-U_BIB14","series-title":"WG 10.5 IFIP Workshop on Synthesis, Generation and Portability of Library Blocks for ASIC design","article-title":"Floorplan Optimized Topological Partitioning of Programmed Logic Arrays","author":"ten Berg","year":"1992"},{"issue":"No. 7","key":"10.1016\/0165-6074(92)90309-U_BIB15","doi-asserted-by":"crossref","first-page":"829","DOI":"10.1109\/43.87595","article-title":"The ADAM Design Planning Engine","volume":"Vol. 10","author":"Knapp","year":"1991","journal-title":"IEEE Trans. on Comp. Aided Des."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290309U?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290309U?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:52:59Z","timestamp":1552614779000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749290309U"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":15,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["016560749290309U"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90309-u","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,9]]}}}