{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T20:29:09Z","timestamp":1648585749905},"reference-count":11,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0165-6074(92)90328-5","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:10Z","timestamp":1060304170000},"page":"279-285","source":"Crossref","is-referenced-by-count":1,"title":["System performance modeling with functional schemes and VHDL"],"prefix":"10.1016","volume":"35","author":[{"given":"P.","family":"Bakowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-P.","family":"Calvez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90328-5_BIB1","series-title":"The integration of Performance and Functional Modeling in VHDL","year":"1992"},{"key":"10.1016\/0165-6074(92)90328-5_BIB2","series-title":"Petri net Modelling of task level behavioural VHDL for VLSI","year":"1991"},{"key":"10.1016\/0165-6074(92)90328-5_BIB3","series-title":"Task level Behavioral description translation to IEEE VHDL","year":"1991"},{"key":"10.1016\/0165-6074(92)90328-5_BIB4","series-title":"Sp\u00e9cification et Conception des Syst\u00e8mes: une M\u00e9thodologie","first-page":"630","year":"1990"},{"key":"10.1016\/0165-6074(92)90328-5_BIB5","series-title":"Embedded Real-Time Systems: A Specification and Design Methodology","first-page":"630","year":"1992"},{"key":"10.1016\/0165-6074(92)90328-5_BIB6","unstructured":"A TRANSputer interconnection BUS for Real-Time Systems, J.P. CALVEZ, O. PASQUIER, TRANSPUTERS'92"},{"key":"10.1016\/0165-6074(92)90328-5_BIB7","series-title":"A user interface for VHDL Behavioral Modeling","first-page":"375","article-title":"10th International Symposium","year":"1991"},{"key":"10.1016\/0165-6074(92)90328-5_BIB8","series-title":"Tools to Design at a Functional Scheme Level using VHDL","year":"1991"},{"key":"10.1016\/0165-6074(92)90328-5_BIB9","series-title":"Statecharts: A visual Formalism for Complex Systems","first-page":"231","year":"1987"},{"key":"10.1016\/0165-6074(92)90328-5_BIB10","series-title":"Behavioral System Modeling with Structured Analysis and VHDL","year":"1991"},{"key":"10.1016\/0165-6074(92)90328-5_BIB11","series-title":"10th International Symposium","first-page":"145","article-title":"SpecCharts: A language for System level Synthesis","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903285?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903285?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T21:52:42Z","timestamp":1552600362000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607492903285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":11,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["0165607492903285"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90328-5","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,9]]}}}