{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T05:24:52Z","timestamp":1734153892680,"version":"3.30.2"},"reference-count":20,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0165-6074(92)90338-8","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"355-362","source":"Crossref","is-referenced-by-count":3,"title":["Task level specification and communication"],"prefix":"10.1016","volume":"35","author":[{"given":"L.P.M.","family":"Benders","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.P.J.","family":"Stevens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90338-8_BIB1","first-page":"323","article-title":"Task Level behavioral Description","author":"Benders","year":"1991","journal-title":"Euro Micro"},{"key":"10.1016\/0165-6074(92)90338-8_BIB2","article-title":"Task level behavioral VHDL","author":"Benders","year":"1991","journal-title":"Internal report"},{"key":"10.1016\/0165-6074(92)90338-8_BIB3","series-title":"IEEE\/ProRise workshop on circuits, systems and signal processing","first-page":"259","article-title":"System level specification: the first stage of system level synthesis","author":"Benders","year":"1992"},{"key":"10.1016\/0165-6074(92)90338-8_BIB4","series-title":"VHDL forum","article-title":"Task level behavioral description translation to IEEE VHDL","author":"Benders","year":"1991"},{"key":"10.1016\/0165-6074(92)90338-8_BIB5","unstructured":"Benders L, Stevens M.P.J.: \u201cPetri Net modelling in embedded system design\u201d; CompEuro 92;"},{"year":"1987","series-title":"Structured Analysis and System Specification","author":"Demarco","key":"10.1016\/0165-6074(92)90338-8_BIB6"},{"issue":"no 7","key":"10.1016\/0165-6074(92)90338-8_BIB7","first-page":"89","article-title":"Using Statecharts for hardware description and synthesis","volume":"V 8","author":"Drusinsky","year":"1989","journal-title":"IEEE trans on CAD"},{"key":"10.1016\/0165-6074(92)90338-8_BIB8","unstructured":"Fermy A., Rossignol B., Bakowski E, Calvez J.P.: \u201cTools to Design at a functional scheme level using VHDL\u201d, euro vhdl 91 Stockholm p. 141\u2013148;"},{"key":"10.1016\/0165-6074(92)90338-8_BIB9","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1016\/0167-6423(87)90035-9","article-title":"Statecharts: A visual Formalism for Complex Systems","volume":"8","author":"Harel","year":"1987","journal-title":"Science of Computer Programming"},{"key":"10.1016\/0165-6074(92)90338-8_BIB10","series-title":"proc. of the Int. Conf. on Software engineering","article-title":"STATEMATE: A working environment for the development of compl;ex reactive systems","author":"Harel","year":"1988"},{"year":"1987","series-title":"Strategies for Real-time Specifications","author":"Hattley","key":"10.1016\/0165-6074(92)90338-8_BIB11"},{"year":"1985","series-title":"Communicating Sequential Processes","author":"Hoare","key":"10.1016\/0165-6074(92)90338-8_BIB12"},{"year":"1988","key":"10.1016\/0165-6074(92)90338-8_BIB13"},{"key":"10.1016\/0165-6074(92)90338-8_BIB14","series-title":"Advances in Petri nets 1990","first-page":"343","article-title":"Coloured Petri Nets: a high level language for system design and analysis","volume":"vol 2483","author":"Jensen","year":"1991"},{"key":"10.1016\/0165-6074(92)90338-8_BIB15","unstructured":"Jerraya Ahmed, Paulin Pierre G., Curry Simon: \u201cMeta VHDL for higher level controller modelling and synthesis\u201d VLSI 91;"},{"year":"1989","series-title":"VHDL: hardware description and design","author":"Lipsett","key":"10.1016\/0165-6074(92)90338-8_BIB16"},{"key":"10.1016\/0165-6074(92)90338-8_BIB17","doi-asserted-by":"crossref","unstructured":"Narayan Sanjiv, Vahid Frank, Gajski Daniel D.: \u201cTranslating System Specifications to VHDL\u201d EDAC 91 p 390\u2013395;","DOI":"10.1109\/EDAC.1991.206432"},{"key":"10.1016\/0165-6074(92)90338-8_BIB18","series-title":"Proceedings Euromicro '90","first-page":"321","article-title":"System level VLSI design","author":"Stevens","year":"1990"},{"key":"10.1016\/0165-6074(92)90338-8_BIB19","unstructured":"Vahid Frank, Narayan Sanjiv, Gajski Daniel D.: \u201cSpecCharts: A language for System Level Design\u201d CHDL 91 p 145\u2013155;"},{"volume":"vol. 1, 2, 3","year":"1985","author":"Ward","key":"10.1016\/0165-6074(92)90338-8_BIB20"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903388?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903388?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T12:37:46Z","timestamp":1734093466000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607492903388"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":20,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["0165607492903388"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90338-8","relation":{},"ISSN":["0165-6074"],"issn-type":[{"type":"print","value":"0165-6074"}],"subject":[],"published":{"date-parts":[[1992,9]]}}}