{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T09:49:26Z","timestamp":1672998566664},"reference-count":14,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0165-6074(92)90343-6","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"383-389","source":"Crossref","is-referenced-by-count":4,"title":["On the design of a highly testable cell library"],"prefix":"10.1016","volume":"35","author":[{"given":"M.","family":"Saraiva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.P.","family":"Casimiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.M.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.P.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90343-6_BIB1","doi-asserted-by":"crossref","first-page":"987","DOI":"10.1109\/TC.1981.1675742","article-title":"Defect Level as a Function of Fault Coverage","volume":"vol. c-30","author":"Williams","year":"1981","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0165-6074(92)90343-6_BIB2","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/JSSC.1982.1051686","article-title":"Fault Coverage Requirements in Production Testing of LSI Circuits","volume":"vol. SC-17","author":"Agrawal","year":"1982","journal-title":"IEEE Journal of Solid St. Circs."},{"issue":"n. 2","key":"10.1016\/0165-6074(92)90343-6_BIB3","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","article-title":"Fault Modeling and Logic Simulation of CMOS and NMOS Integrated Circuits","volume":"vol. 57","author":"Wadsack","year":"1978","journal-title":"Bell Syst. Tech. Journal"},{"issue":"n. 6","key":"10.1016\/0165-6074(92)90343-6_BIB4","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1109\/TC.1980.1675614","article-title":"Physical Versus Logical Fault Models MOS LSI Circuits: Impact on their Testability","volume":"vol. C-29","author":"Galiay","year":"1980","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0165-6074(92)90343-6_BIB5","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","article-title":"Inductive Fault Analysis of NMOS and CMOS Circuits","volume":"vol. 2","author":"Shen","year":"1985","journal-title":"IEEE Design & Test of Computers"},{"key":"10.1016\/0165-6074(92)90343-6_BIB6","series-title":"Proc. Int. Test Conf. (ITC)","first-page":"500","article-title":"IC Defects-Based Testability Analysis","author":"Sousa","year":"1991"},{"issue":"no. 7","key":"10.1016\/0165-6074(92)90343-6_BIB7","doi-asserted-by":"crossref","first-page":"1064","DOI":"10.1109\/4.92027","article-title":"Physical Design of Testable CMOS Digital Integrated Circuits","volume":"vol. 26","author":"Sousa","year":"1991","journal-title":"IEEE Journal of Solid State Circs."},{"key":"10.1016\/0165-6074(92)90343-6_BIB8","first-page":"289","article-title":"A Methodology for Testability Enhancement at Layout Level","volume":"vol. 1","author":"Teixeira","year":"1991"},{"key":"10.1016\/0165-6074(92)90343-6_BIB9","series-title":"Proc. European Test Conf. (ETC'91)","first-page":"101","article-title":"Layout-Driven Testability Enhancement","author":"Teixeira","year":"1991"},{"key":"10.1016\/0165-6074(92)90343-6_BIB10","series-title":"Proc. of the Intern. Symp. on Circuits and Systems (ISCAS)","first-page":"662","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"Brglez","year":"1985"},{"issue":"no. 9","key":"10.1016\/0165-6074(92)90343-6_BIB11","doi-asserted-by":"crossref","first-page":"1223","DOI":"10.1109\/4.84938","article-title":"Physically Realistic Fault Models for Analog CMOS Neural Networks","volume":"vol. 26","author":"Feltham","year":"1991","journal-title":"IEEE Journal of Solid State Circs."},{"key":"10.1016\/0165-6074(92)90343-6_BIB12","series-title":"Defect Level Estimation for Digital ICs","author":"Sousa","year":"1992"},{"key":"10.1016\/0165-6074(92)90343-6_BIB13","series-title":"Proc. Int. Test Conf. (ITC)","first-page":"358","article-title":"The Effect of Different Test Sets on Quality Level Prediction: When is 80% Better than 90%?","author":"Maxwell","year":"1991"},{"key":"10.1016\/0165-6074(92)90343-6_BIB14","year":"1990","journal-title":"IEEE Std. 1149.1-1990"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903436?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903436?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:52:28Z","timestamp":1552614748000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607492903436"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":14,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["0165607492903436"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90343-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,9]]}}}