{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T09:15:23Z","timestamp":1648631723230},"reference-count":15,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0165-6074(92)90346-9","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"401-408","source":"Crossref","is-referenced-by-count":1,"title":["Contrasting instruction-fetch time and instruction-decode time branch prediction mechanisms: Achieving synergy through their cooperative operation"],"prefix":"10.1016","volume":"35","author":[{"given":"David R.","family":"Kaeli","sequence":"first","affiliation":[]},{"given":"Philip G.","family":"Emma","sequence":"additional","affiliation":[]},{"given":"Joshua W.","family":"Knight","sequence":"additional","affiliation":[]},{"given":"Thomas R.","family":"Puzak","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90346-9_BIB1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1147\/rd.111.0008","article-title":"The IBM System\/360 Model 91: Machine Philosophy and Instruction Handling","author":"Anderson","year":"1967","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/0165-6074(92)90346-9_BIB2","series-title":"High-Performance Computer Architecture","author":"Stone","year":"1987"},{"key":"10.1016\/0165-6074(92)90346-9_BIB3","series-title":"Computer Architecture A Quantitative Approach","author":"Patterson","year":"1990"},{"key":"10.1016\/0165-6074(92)90346-9_BIB4","series-title":"Instruction Sequence Control","author":"Sussenguth","year":"1971"},{"key":"10.1016\/0165-6074(92)90346-9_BIB5","series-title":"Decode History Table for Conditional Branch Branch Instructions","author":"Losq","year":"1984"},{"key":"10.1016\/0165-6074(92)90346-9_BIB6","series-title":"Branch Predictor Using Random Access Memory","author":"Smith","year":"1983"},{"key":"10.1016\/0165-6074(92)90346-9_BIB7","series-title":"Proc. 8th International Symposium on Computer Architecture","first-page":"135","article-title":"A Study of Branch Prediction Strategies","author":"Smith","year":"1981"},{"key":"10.1016\/0165-6074(92)90346-9_BIB8","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch Prediction Strategies and Branch Target Buffer Design","volume":"17:1","author":"Lee","year":"1984","journal-title":"Computer"},{"key":"10.1016\/0165-6074(92)90346-9_BIB9","series-title":"Pageable Branch History Table","author":"Pomerene","year":"1987"},{"key":"10.1016\/0165-6074(92)90346-9_BIB10","series-title":"Proc. 18th International on Computer Architecture","first-page":"34","article-title":"Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns","author":"Kaeli","year":"1991"},{"issue":"No. 7","key":"10.1016\/0165-6074(92)90346-9_BIB11","doi-asserted-by":"crossref","first-page":"859","DOI":"10.1109\/TC.1987.1676981","article-title":"Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance","volume":"Vol. C-36","author":"Emma","year":"1987","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0165-6074(92)90346-9_BIB12","article-title":"Branch History Table Optimization","author":"Kaeli","year":"1992"},{"key":"10.1016\/0165-6074(92)90346-9_BIB13","series-title":"SPEC Quarterly Newsletter, System Peformance Evaluation Cooperative","year":"1990"},{"issue":"No. 1","key":"10.1016\/0165-6074(92)90346-9_BIB14","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1147\/rd.341.0037","article-title":"Machine Organization of the IBM RISC System\/6000 processor","volume":"Vol. 34","author":"Grohoski","year":"1990","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/0165-6074(92)90346-9_BIB15","first-page":"549","volume":"Vol. 1","year":"1990","journal-title":"Calls and Subroutines Reference: Base Operating System"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903469?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607492903469?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:52:24Z","timestamp":1552614744000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607492903469"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":15,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["0165607492903469"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90346-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,9]]}}}