{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T16:46:14Z","timestamp":1649090774954},"reference-count":12,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0165-6074(92)90357-d","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"479-483","source":"Crossref","is-referenced-by-count":0,"title":["A quadratic programming approach to estimatingthe testability and coverage distributions of a VLSI circuit"],"prefix":"10.1016","volume":"35","author":[{"given":"H.","family":"Farhat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"From","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Lioy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(92)90357-D_BIB1","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","article-title":"An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits","volume":"vol. C-30","author":"Goel","year":"1981","journal-title":"IEEE Trans. Computers"},{"key":"10.1016\/0165-6074(92)90357-D_BIB2","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/T-C.1972.223542","article-title":"A Deductive Method for Simulating Faults in Logic Circuits","volume":"vol. C-21","author":"Armstrong","year":"1972","journal-title":"IEEE Trans. Computers"},{"key":"10.1016\/0165-6074(92)90357-D_BIB3","series-title":"Fault-Tolerant Comp. Symp. (FTCS-17) Digest of Papers","first-page":"28","article-title":"Is There Hope for Linear Time Fault Simulation?","author":"Harel","year":"1987"},{"key":"10.1016\/0165-6074(92)90357-D_BIB4","series-title":"Proc. ICCD - IEEE International Conference on Computer Design","first-page":"58","article-title":"Test Generation by Fault Sampling","author":"Agrawal","year":"1988"},{"key":"10.1016\/0165-6074(92)90357-D_BIB5","unstructured":"H. A. arhat, S. G. From, A Beta Testability Model for Estimating the Testability and Coverage Distributions of a VLSI Circuit. IEEE Transactions on Computer-Aded Design (Submitted)."},{"key":"10.1016\/0165-6074(92)90357-D_BIB6","series-title":"Proc. Int. Symp. Circuits and Systems (ISCAS)","first-page":"221","article-title":"On Testability Analysis of Combinational Networks","author":"Brglez","year":"1984"},{"key":"10.1016\/0165-6074(92)90357-D_BIB7","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MDT.1985.294683","article-title":"Statistical Fault Analysis","volume":"vol. 25","author":"Jain","year":"1985","journal-title":"IEEE Design and Test of Computer"},{"key":"10.1016\/0165-6074(92)90357-D_BIB8","series-title":"Fault-Tolerant Comp. Symp. (FTCS-15) Digest of Papers","first-page":"220","article-title":"PREDICT\u2014Probabilistic Estimation of Digital Circuit Testability","author":"Seth","year":"1985"},{"issue":"no. 4","key":"10.1016\/0165-6074(92)90357-D_BIB9","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/12.54854","article-title":"A Statistical Theory of Digital Circuit Testability","volume":"vol. 39","author":"Seth","year":"1990","journal-title":"IEEE Trans. Computers"},{"key":"10.1016\/0165-6074(92)90357-D_BIB10","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran'","author":"Brglez","year":"1985","journal-title":"Proc. Int. Symp. on Circuits and Systems; Special Session on ATPG and Fault Simulation"},{"key":"10.1016\/0165-6074(92)90357-D_BIB11","series-title":"Proc. Int. Symp. on Circuits and Systems","first-page":"1929","article-title":"Combinational Profiles of sequential Benchmark Circuits","author":"Brglez","year":"1989"},{"key":"10.1016\/0165-6074(92)90357-D_BIB12","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/T-C.1975.224205","article-title":"Polynomially Complete Fault Detection Problems","volume":"vol. C-24","author":"Ibarra","year":"1975","journal-title":"IEEE. Trans. Comp."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290357D?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749290357D?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:52:18Z","timestamp":1552614738000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749290357D"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":12,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["016560749290357D"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(92)90357-d","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1992,9]]}}}