{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T23:43:50Z","timestamp":1648683830497},"reference-count":7,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,1]]},"DOI":"10.1016\/0165-6074(93)90007-8","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"19-22","source":"Crossref","is-referenced-by-count":3,"title":["A delay insensitive approach to the VLSI design of a DRAM controller"],"prefix":"10.1016","volume":"37","author":[{"given":"A.","family":"De Gloria","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Faraboschi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90007-8_BIB1","series-title":"Workshop on designing correct circuits","article-title":"Towards Truly Delay Insensitive Circuit Realizations of Process Algebras","author":"Brown","year":"1990"},{"key":"10.1016\/0165-6074(93)90007-8_BIB2","article-title":"Translating Programs into Delay Insensitive Circuits","author":"Ebergen","year":"1987"},{"key":"10.1016\/0165-6074(93)90007-8_BIB3","series-title":"IEEE ASIC '92","article-title":"A standard cell set for DI VLSI design","author":"Antognetti","year":"1992"},{"key":"10.1016\/0165-6074(93)90007-8_BIB4","series-title":"Switching Theory","author":"Miller","year":"1965"},{"key":"10.1016\/0165-6074(93)90007-8_BIB5","series-title":"Proceedings from an International Symposium on the theory of switching circuits","article-title":"A Theory of Asynchronous Circuits","author":"Muller","year":"1959"},{"key":"10.1016\/0165-6074(93)90007-8_BIB6","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1016\/0304-3975(88)90049-7","article-title":"The Laws of Occam Programming","author":"Roscoe","year":"1988","journal-title":"Theoretical Computer Science"},{"key":"10.1016\/0165-6074(93)90007-8_BIB7","first-page":"41","article-title":"Hierarchical design of delay insensitive systems","volume":"Vol. 137","author":"Lam","year":"1990"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493900078?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493900078?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:23:17Z","timestamp":1551090197000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607493900078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,1]]},"references-count":7,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1993,1]]}},"alternative-id":["0165607493900078"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90007-8","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,1]]}}}