{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T22:27:55Z","timestamp":1649197675816},"reference-count":7,"publisher":"Elsevier BV","issue":"2-5","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1016\/0165-6074(93)90075-v","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"143-146","source":"Crossref","is-referenced-by-count":0,"title":["A true concurrency semantics for parallel programs"],"prefix":"10.1016","volume":"39","author":[{"given":"Tatjana","family":"Kapus","sequence":"first","affiliation":[]},{"given":"Bogomir","family":"Horvat","sequence":"additional","affiliation":[]},{"given":"Marjeta","family":"Pu\u010dko","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90075-V_BIB1_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/0165-6074(89)90040-9","article-title":"Formal hardware specification and verification using Prolog","volume":"27","author":"Brezo\u010dnik","year":"1989","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(93)90075-V_BIB1_2","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1016\/0165-6074(89)90040-9","article-title":"Formal hardware specification and verification using Prolog","volume":"27","author":"Brezo\u010dnik","year":"1989","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(93)90075-V_BIB2","series-title":"Liveness in nets: compositionality, partial order, and progress leads to \u201cChanges to\u201d, a draft","author":"Gomm","year":"1992"},{"key":"10.1016\/0165-6074(93)90075-V_BIB3","first-page":"263","article-title":"Interleaving set temporal logic","volume":"75","author":"Katz","year":"1990"},{"key":"10.1016\/0165-6074(93)90075-V_BIB4","series-title":"Temporal logic of programs","author":"Kr\u00f6ger","year":"1987"},{"key":"10.1016\/0165-6074(93)90075-V_BIB5","series-title":"The temporal logic of reactive and concurrent systems \u2014 Specification","author":"Manna","year":"1992"},{"key":"10.1016\/0165-6074(93)90075-V_BIB6","article-title":"Concurrent temporal logic","author":"Reisig","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390075V?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390075V?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:26:28Z","timestamp":1551072388000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390075V"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":7,"journal-issue":{"issue":"2-5","published-print":{"date-parts":[[1993,12]]}},"alternative-id":["016560749390075V"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90075-v","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,12]]}}}