{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T01:29:22Z","timestamp":1649035762087},"reference-count":7,"publisher":"Elsevier BV","issue":"2-5","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1016\/0165-6074(93)90096-4","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"237-240","source":"Crossref","is-referenced-by-count":1,"title":["Concurrently self-checking structures for Fsms"],"prefix":"10.1016","volume":"39","author":[{"given":"M.G.","family":"Sami","sequence":"first","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"R.","family":"Stefanelli","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90096-4_BIB1","series-title":"Proc. Int.Conf. on Computer-Aided Design","first-page":"276","article-title":"Evaluation and Synthesis of Self-Monitoring Machines","author":"Robinson","year":"1990"},{"key":"10.1016\/0165-6074(93)90096-4_BIB2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1007\/BF00971943","article-title":"Enhancing on-line testability during synthesis","volume":"4","author":"Eschermann","year":"1993","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"10.1016\/0165-6074(93)90096-4_BIB3","series-title":"Proc. Int. Test Conference","first-page":"283","article-title":"A Methodology for Designing Optimal Self-Checking Sequential Circuits","author":"Parekhji","year":"1991"},{"key":"10.1016\/0165-6074(93)90096-4_BIB4","series-title":"Proc. 6th Int. Conf. on VLSI Design","first-page":"15","article-title":"State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits","author":"Parekhji","year":"1993"},{"key":"10.1016\/0165-6074(93)90096-4_BIB5","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1007\/BF00971940","article-title":"Finite State Machine Synthesis with Fault Tolerant Test Function","author":"Chakradhar","year":"1993","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"10.1016\/0165-6074(93)90096-4_BIB6","series-title":"Proc. 12th FTCS","first-page":"303","article-title":"The design of PLAs with concurrent error detection","author":"Mak","year":"1982"},{"key":"10.1016\/0165-6074(93)90096-4_BIB7","unstructured":"\u201cSIS: A System for Sequential Circuit Synthesis\u201d, Electronics Research Lab., Mem. No. UCB\/ERL M92\/41, Dept. of Electrical Engineering and Computer Science, University of California, Berkeley."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493900964?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493900964?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:26:09Z","timestamp":1551072369000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607493900964"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":7,"journal-issue":{"issue":"2-5","published-print":{"date-parts":[[1993,12]]}},"alternative-id":["0165607493900964"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90096-4","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,12]]}}}