{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T02:40:43Z","timestamp":1648953643055},"reference-count":7,"publisher":"Elsevier BV","issue":"2-5","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1016\/0165-6074(93)90099-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"251-254","source":"Crossref","is-referenced-by-count":1,"title":["VLSI implementation of digit-serial arithmetic modules"],"prefix":"10.1016","volume":"39","author":[{"given":"L.","family":"Bisdounis","sequence":"first","affiliation":[]},{"given":"D.E.","family":"Metafas","sequence":"additional","affiliation":[]},{"given":"A.M.","family":"Maras","sequence":"additional","affiliation":[]},{"given":"C.","family":"Mavridis","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90099-7_BIB1","series-title":"VLSI Signal Processing, A Bit-Serial Approach","author":"Denyer","year":"1985"},{"key":"10.1016\/0165-6074(93)90099-7_BIB2","first-page":"1192","article-title":"Parallel bit-level pipelined VLSI designs for high speed signal processing","volume":"vol. 75","author":"Hatamian","year":"1987"},{"issue":"No. 6","key":"10.1016\/0165-6074(93)90099-7_BIB3","doi-asserted-by":"crossref","first-page":"707","DOI":"10.1109\/31.55029","article-title":"Digit-Serial Processing Techniques","volume":"vol. 37","author":"Hartley","year":"1990","journal-title":"IEEE Trans. on Circuits and Systems"},{"issue":"No. 4","key":"10.1016\/0165-6074(93)90099-7_BIB4","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/31.75394","article-title":"A Systematic Approach for Design of Digit-Serial Signal Processing Architectures","volume":"vol. 38","author":"Parhi","year":"1991","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"10.1016\/0165-6074(93)90099-7_BIB5","first-page":"21","article-title":"Novel cell architecture for bit level systolic arrays multiplication","volume":"vol. 138","author":"Ait-Boudaoud","year":"1991"},{"key":"10.1016\/0165-6074(93)90099-7_BIB6","series-title":"Computer Arithmetic: Principles, Architectures and Design","author":"Hwang","year":"1979"},{"key":"10.1016\/0165-6074(93)90099-7_BIB7","first-page":"31","article-title":"Survey of square rooting algorithms","volume":"vol. 137","author":"Montuschi","year":"1990"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493900997?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493900997?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:26:07Z","timestamp":1551072367000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607493900997"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":7,"journal-issue":{"issue":"2-5","published-print":{"date-parts":[[1993,12]]}},"alternative-id":["0165607493900997"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90099-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,12]]}}}