{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T15:22:39Z","timestamp":1648740159124},"reference-count":6,"publisher":"Elsevier BV","issue":"2-5","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1016\/0165-6074(93)90103-r","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"267-270","source":"Crossref","is-referenced-by-count":0,"title":["Multiobjective optimization using analytical models of GaAs high-speed digital circuits"],"prefix":"10.1016","volume":"39","author":[{"given":"L.","family":"G\u00f3mez","sequence":"first","affiliation":[]},{"given":"A.","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"A.","family":"Nunez","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90103-R_BIB1","article-title":"Optimizaci\u00f3n multiobjetivo de circuitos digitales DCFL\/SDCFL en GaAs","author":"G\u00f3mez","year":"1992"},{"key":"10.1016\/0165-6074(93)90103-R_BIB2","article-title":"Modelado del tiempo de propagaci\u00f3n para an\u00e1lisis y verificaci\u00f3n temporal de circuitos DCFL\/SDCFL en GaAs","author":"Hern\u00e1ndez","year":"1992"},{"issue":"no. 3","key":"10.1016\/0165-6074(93)90103-R_BIB3","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/43.46799","article-title":"Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation","volume":"vol. 9","author":"Hoppe","year":"1990","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"10.1016\/0165-6074(93)90103-R_BIB4","year":"1990"},{"issue":"No. 37","key":"10.1016\/0165-6074(93)90103-R_BIB5","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1016\/0165-6074(93)90008-9","article-title":"An Empirical Model to Estimate Power Consumption in GaAs DCFL\/SDCFL Circuits","author":"Hern\u00e1ndez","year":"1993","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(93)90103-R_BIB6","article-title":"An accurate and efficient delay simulator for MOS logic circuits using polynomial approximation","volume":"Vol. 3","author":"Jun","year":"1988"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390103R?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390103R?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:26:04Z","timestamp":1551072364000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390103R"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":6,"journal-issue":{"issue":"2-5","published-print":{"date-parts":[[1993,12]]}},"alternative-id":["016560749390103R"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90103-r","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,12]]}}}