{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T15:02:11Z","timestamp":1648825331108},"reference-count":11,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1993,9,1]],"date-time":"1993-09-01T00:00:00Z","timestamp":746841600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,9]]},"DOI":"10.1016\/0165-6074(93)90136-9","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"133-140","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating the Cost of conditional branches on the performance of superscalar machines"],"prefix":"10.1016","volume":"38","author":[{"given":"Edil S.T.","family":"Fernandes","sequence":"first","affiliation":[]},{"given":"Fernando M.B.","family":"Barbosa","sequence":"additional","affiliation":[]},{"given":"David M.","family":"Simpson","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90136-9_BIB1","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MC.1984.1659185","article-title":"VLIW Machine: A Multiprocessor for Compiling Scientific Code","author":"Fisher","year":"1984","journal-title":"Computer"},{"key":"10.1016\/0165-6074(93)90136-9_BIB2","author":"Intel","year":"1989"},{"issue":"No. 1","key":"10.1016\/0165-6074(93)90136-9_BIB3","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1147\/rd.341.0037","article-title":"Machine Organization of the IBM RISC System\/6000 Processor","volume":"Vol. 34","author":"Grohoski","year":"1990","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/0165-6074(93)90136-9_BIB4","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/40.127582","article-title":"Organization of the Motorola 88110 Superscalar RISC Microprocessor","author":"Diefendorff","year":"1992","journal-title":"IEEE Micro"},{"issue":"No. 11","key":"10.1016\/0165-6074(93)90136-9_BIB5","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An Efficient Algorithm for Exploiting Multiple Arithmetic Units","author":"Tomasulo","year":"1967","journal-title":"IBM Journal"},{"issue":"No. 2","key":"10.1016\/0165-6074(93)90136-9_BIB6","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/0141-9331(90)90143-J","article-title":"i860 Microprocessor Internal Architecture","volume":"Vol. 14","author":"Margulis","year":"1990","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/0165-6074(93)90136-9_BIB7","series-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture","first-page":"36","article-title":"Effects of Building Blocks on the Performance of SuperScalar Architectures","author":"Edil Fernandes","year":"1992"},{"key":"10.1016\/0165-6074(93)90136-9_BIB8","first-page":"1","article-title":"Dynamic Scheduling of Multiple Instructions: A Study of its Effectiveness","author":"Fernandes","year":"1992","journal-title":"Technical Report, Programa de Sistemas e Computa\u00e7\u00e3o, ES-263\/92, COPPE\/UFRJ"},{"key":"10.1016\/0165-6074(93)90136-9_BIB9","article-title":"Effects of Dynamic Scheduling on the Performance of Superscalar Processors","author":"Barbosa","year":"1993"},{"key":"10.1016\/0165-6074(93)90136-9_BIB10","series-title":"Proceedings of the 15th Annual International Symposium on Computer Architecture","first-page":"37","article-title":"The Performance Potential of Multiple Functional Units Processors","author":"Pleskun","year":"1988"},{"key":"10.1016\/0165-6074(93)90136-9_BIB11","series-title":"Proceedings of the 24th Annual Symposium on Microarchitecture","first-page":"34","article-title":"The Effect of Real Data Cache Behavior on the Performance of a Microarchitecture that Supports Dynamic Scheduling","author":"Butler","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493901369?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607493901369?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T05:25:11Z","timestamp":1551072311000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607493901369"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,9]]},"references-count":11,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1993,9]]}},"alternative-id":["0165607493901369"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90136-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,9]]}}}