{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T17:36:22Z","timestamp":1649093782567},"reference-count":15,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1993,9,1]],"date-time":"1993-09-01T00:00:00Z","timestamp":746841600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,9]]},"DOI":"10.1016\/0165-6074(93)90178-n","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"429-436","source":"Crossref","is-referenced-by-count":3,"title":["Resource-constrained pipelining based on loop transformations"],"prefix":"10.1016","volume":"38","author":[{"given":"F.","family":"S\u00e1nchez","sequence":"first","affiliation":[]},{"given":"J.","family":"Cortadella","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90178-N_BIB1","article-title":"A Systolic Array Optimizing Compiler","author":"Lam","year":"1987","journal-title":"PhD thesis, Carnegie Mellon Univ."},{"key":"10.1016\/0165-6074(93)90178-N_BIB2","series-title":"IEEE Design Aut. Conf.","first-page":"826","article-title":"Loop Optimization in Register-Transfer Scheduling for DSP systems","author":"Goosens","year":"1989"},{"key":"10.1016\/0165-6074(93)90178-N_BIB3","series-title":"Proceedings of the IEEE ISCAS","first-page":"382","article-title":"Loop Winding- A data flow approach to Functional Pipelining","author":"Girczyc","year":"1987"},{"key":"10.1016\/0165-6074(93)90178-N_BIB4","series-title":"Proc. of the 1988 European Symp. on Programming","article-title":"Perfect Pipelining: A new Loop Parallelization Technique","author":"Aiken","year":"1988"},{"key":"10.1016\/0165-6074(93)90178-N_BIB5","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.3169","article-title":"Sehwa: A software package for synthesis of pipelines from behavioral specifications","author":"Park","year":"1988","journal-title":"IEEE Trans. on Computer-Aided design"},{"key":"10.1016\/0165-6074(93)90178-N_BIB6","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","article-title":"Retiming synchronous circuitry","volume":"6","author":"Leiserson","year":"1991","journal-title":"Algorithmica"},{"key":"10.1016\/0165-6074(93)90178-N_BIB7","series-title":"Proc. of the fourteenth Annual Work on Microprog.","first-page":"183","article-title":"Some scheduling techniques and an easily scheddulable horizontal architecture for high performance scientific computing","author":"Rau","year":"1981"},{"key":"10.1016\/0165-6074(93)90178-N_BIB8","series-title":"A Guide to the theory of NP-Completeness","author":"Garey","year":"1979"},{"key":"10.1016\/0165-6074(93)90178-N_BIB9","series-title":"Technical Report","article-title":"RCLP: A novel approach for Resource-Constrained Loop Pipelining","author":"S\u00e1nchez","year":"1993"},{"key":"10.1016\/0165-6074(93)90178-N_BIB10","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1016\/0012-365X(78)90011-0","article-title":"A characterization of the minimum cycle mean in a digraph","volume":"23","author":"Karp","year":"1978","journal-title":"Discrete Mathematics"},{"key":"10.1016\/0165-6074(93)90178-N_BIB11","series-title":"Number theory in Science Communication","author":"Schroeder","year":"1990"},{"key":"10.1016\/0165-6074(93)90178-N_BIB12","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1109\/TC.1981.1675826","article-title":"Some experiments in local microcode compaction for horizontal machines","author":"Davidson","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(93)90178-N_BIB13","article-title":"Compiler-Time Scheduling and Optimization for Asynchronous Machines","author":"Cytron","year":"1984","journal-title":"Ph. D. thesis, Univ. of Illinois at Urbana-Champaign"},{"key":"10.1016\/0165-6074(93)90178-N_BIB14","series-title":"Proc. of the 1988 ACM SIGPLAN Conf. on Prog. Lang. Des. and Imp.","first-page":"308","article-title":"Optimal loop parallelization","author":"Aiken","year":"1988"},{"key":"10.1016\/0165-6074(93)90178-N_BIB15","series-title":"20th ACM\/IEEE Design Automation Conference","first-page":"764","article-title":"Scheduling for Functional Pipelining and Loop Winding","author":"Cheng-Tsung Hwang","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390178N?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390178N?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:24:20Z","timestamp":1551090260000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390178N"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,9]]},"references-count":15,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1993,9]]}},"alternative-id":["016560749390178N"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90178-n","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,9]]}}}