{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T19:21:42Z","timestamp":1648840902449},"reference-count":22,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1993,9,1]],"date-time":"1993-09-01T00:00:00Z","timestamp":746841600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,9]]},"DOI":"10.1016\/0165-6074(93)90225-a","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"775-782","source":"Crossref","is-referenced-by-count":0,"title":["Glass: a graph-theoretical approach for global binding"],"prefix":"10.1016","volume":"38","author":[{"given":"Rosa M.","family":"Badia","sequence":"first","affiliation":[]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90225-A_BIB1","first-page":"201","article-title":"The High-Level Synthesis of Digital Systems","volume":"vol. 78","author":"McFarland","year":"1990"},{"key":"10.1016\/0165-6074(93)90225-A_BIB2","series-title":"Proc. of EDAC-93","first-page":"70","article-title":"High-Level Synthesis of Asynchronous Systems: Scheduling and Process Synchronization","author":"Badia","year":"1993"},{"issue":"no. 3","key":"10.1016\/0165-6074(93)90225-A_BIB3","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","article-title":"Automated synthesis of data-paths in digital systems","volume":"vol. CAD-5","author":"Tseng","year":"1986","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/0165-6074(93)90225-A_BIB4","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/43.21835","article-title":"Synthesizing Circuits from Behavioral Descriptions","volume":"vol. 8","author":"Camposano","year":"1989","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"no. 6","key":"10.1016\/0165-6074(93)90225-A_BIB5","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1109\/TCAD.1987.1270350","article-title":"Design tools for intelligent silicon compilation","volume":"vol. CAD-6","author":"Pangrle","year":"1987","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10.1016\/0165-6074(93)90225-A_BIB6","series-title":"High-Level Synthesis. Introduction to Chip and System Design","author":"Gajski","year":"1992"},{"key":"10.1016\/0165-6074(93)90225-A_BIB7","first-page":"419","article-title":"MABAL: A Software Package for Module and Bus Allocation","year":"1990","journal-title":"International Journal of Computer Aided VLSI Design"},{"key":"10.1016\/0165-6074(93)90225-A_BIB8","series-title":"Proc. of the 26th ACM\/IEEE Design Automation Conference","first-page":"68","article-title":"Integrated Scheduling and Binding: a synthesis approach for design space exploration","author":"Balakrishnan","year":"1989"},{"key":"10.1016\/0165-6074(93)90225-A_BIB9","series-title":"Proc. 29th ACM\/IEEE Design Automation Conference","first-page":"120","article-title":"Optimal Allocation and Binding in High-Level Synthesis","author":"Rim","year":"1992"},{"key":"10.1016\/0165-6074(93)90225-A_BIB10","series-title":"Proc. EURODAC 92","first-page":"334","article-title":"Heuristics Branch-and-Bound Global Allocation","author":"Septi\u00e9n","year":"1992"},{"key":"10.1016\/0165-6074(93)90225-A_BIB11","series-title":"Proc. of the 24th ACM\/IEEE Design Automation Conference","first-page":"210","article-title":"REAL:: A Program for Register Allocation","author":"Kurdahi","year":"1987"},{"key":"10.1016\/0165-6074(93)90225-A_BIB12","series-title":"Proc. 27th ACM\/IEEE Design Automation Conference","first-page":"499","article-title":"Data Path Allocation Based on Bipartite Weighted Matching","author":"Huang","year":"1990"},{"key":"10.1016\/0165-6074(93)90225-A_BIB13","series-title":"Proc. 29th ACM\/IEEE Design Automation Conference","first-page":"279","article-title":"Data Path Allocation Using an Extended Binding Model","author":"Krishnamoorthy","year":"1992"},{"key":"10.1016\/0165-6074(93)90225-A_BIB14","series-title":"Proc. 27th ACM\/IEEE Design Automation Conference","first-page":"168","article-title":"A Generalized Interconnect Model for Data Path Synthesis","author":"Ly","year":"1990"},{"key":"10.1016\/0165-6074(93)90225-A_BIB15","series-title":"Proc. EDAC-92","first-page":"307","article-title":"An Asynchronous Architecture Model for Behavioral Synthesis","author":"Cortadella","year":"1992"},{"key":"10.1016\/0165-6074(93)90225-A_BIB16","series-title":"Computers and Intractability","author":"Garey","year":"1979"},{"key":"10.1016\/0165-6074(93)90225-A_BIB17","series-title":"Proc. 26th ACM\/IEEE Design Automation Conference","first-page":"1","article-title":"Scheduling and Binding Algorithms for High-Level Synthesis","author":"Paulin","year":"1989"},{"key":"10.1016\/0165-6074(93)90225-A_BIB18","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/43.31522","article-title":"Force-Directed Scheduling for the Behavioral Synthesis of ASIC's","author":"Paulin","year":"1989","journal-title":"IEEE Trans. on CAD"},{"key":"10.1016\/0165-6074(93)90225-A_BIB19","series-title":"VLSI and Modern Signal Processing","first-page":"258","article-title":"Parallel and Pipelined VLSI Implementation of Signal Processing Algorithms","author":"Dewilde","year":"1985"},{"key":"10.1016\/0165-6074(93)90225-A_BIB20","series-title":"Proc. 25th ACM\/IEEE Design Automation Conference","first-page":"536","article-title":"SPLICER: A Heuristic Approach to Connectivity Binding","author":"Pangrle","year":"1988"},{"key":"10.1016\/0165-6074(93)90225-A_BIB21","series-title":"Proc. of ICCAD-88","first-page":"44","article-title":"Automatic Synthesis of a Multi-Bus Arrchitecture for DSP","author":"Haroun","year":"1988"},{"key":"10.1016\/0165-6074(93)90225-A_BIB22","series-title":"Proc. of EDAC-90","first-page":"78","article-title":"SCHALLOC: an Algorithm for Simultaneous Scheduling and Connectivity Binding in a Data Path Synthesis System","author":"Berry","year":"1990"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390225A?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390225A?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:23:37Z","timestamp":1551090217000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390225A"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,9]]},"references-count":22,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1993,9]]}},"alternative-id":["016560749390225A"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90225-a","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,9]]}}}