{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,28]],"date-time":"2022-12-28T11:26:31Z","timestamp":1672226791233},"reference-count":125,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1993,5,1]],"date-time":"1993-05-01T00:00:00Z","timestamp":736214400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,5]]},"DOI":"10.1016\/0165-6074(93)90254-i","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"141-162","source":"Crossref","is-referenced-by-count":1,"title":["A survey of memory management"],"prefix":"10.1016","volume":"36","author":[{"given":"Anton M.","family":"van Wezenbeek","sequence":"first","affiliation":[]},{"given":"Willem","family":"Jan Withagen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90254-I_BIB1","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1016\/0166-5316(83)90030-5","article-title":"Segmentation, paging and optimal page sizes in virtual memory","volume":"3","author":"Alanko","year":"1983","journal-title":"Perform. Eval."},{"key":"10.1016\/0165-6074(93)90254-I_BIB2","first-page":"213","article-title":"Powerful 32-bit micro includes memory management","author":"Alpert","year":"1983","journal-title":"Comput. Design"},{"key":"10.1016\/0165-6074(93)90254-I_BIB3","first-page":"122","article-title":"Some comments on the implementation of capabilities","volume":"20","author":"Anderson","year":"1988","journal-title":"Austral. Comput. J."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB4","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1147\/rd.341.0098","article-title":"Managing programs and libraries in AIX version 3 for RISC system\/6000 processors","volume":"34","author":"Auslander","year":"1990","journal-title":"IBM J. Res. Develop."},{"issue":"10","key":"10.1016\/0165-6074(93)90254-I_BIB5","doi-asserted-by":"crossref","first-page":"714","DOI":"10.1145\/358656.358671","article-title":"A dynamic storage allocation technique based on memory residence time","volume":"25","author":"Beck","year":"1982","journal-title":"Comm. ACM"},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB6","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1145\/355602.361306","article-title":"The multics virtual memory: Concepts and design","volume":"15","author":"Bensoussan","year":"1972","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB7","series-title":"The Logical Design of Operating Systems","author":"Bic","year":"1988"},{"key":"10.1016\/0165-6074(93)90254-I_BIB8","series-title":"3rd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS 3)","article-title":"Translation lookaside buffer consistency: A software approach","author":"Black","year":"1989"},{"issue":"3","key":"10.1016\/0165-6074(93)90254-I_BIB9","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1145\/357994.358020","article-title":"The software lookaside buffer reduces search overhead with linked lists","volume":"27","author":"Bozman","year":"1984","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB10","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/MC.1984.1658969","article-title":"Advanced operating systems","author":"Brown","year":"1984","journal-title":"IEEE Comput."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB11","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/TSE.1981.234514","article-title":"Dmin: An algorithm for computing the optimal dynamic allocation in a virtual computer","volume":"7","author":"Budzinski","year":"1981","journal-title":"IEEE Trans. Software Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB12","article-title":"Wsclock: A simple and effective algorithm for virtual memory management","volume":"vol. 15","author":"Carr","year":"1981"},{"issue":"12","key":"10.1016\/0165-6074(93)90254-I_BIB13","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1002\/spe.4380181204","article-title":"Elastic memory: Buddy systems interface","volume":"18","author":"Challab","year":"1988","journal-title":"Software Practice and Experience"},{"issue":"4","key":"10.1016\/0165-6074(93)90254-I_BIB14","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1093\/comjnl\/30.4.308","article-title":"Buddy algorithms","volume":"30","author":"Challab","year":"1987","journal-title":"Comput. J."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB15","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1145\/35037.42270","article-title":"801 storage: Architecture and programming","volume":"6","author":"Chang","year":"1988","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/0165-6074(93)90254-I_BIB16","doi-asserted-by":"crossref","first-page":"1462","DOI":"10.1109\/12.35842","article-title":"Binary single-key-lock system for access control","author":"Chang","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(93)90254-I_BIB17","series-title":"AFIPS Conf. Proceedings","article-title":"The page fault frequency replacement algorithm","volume":"vol. 41","author":"Chu","year":"1972"},{"key":"10.1016\/0165-6074(93)90254-I_BIB18","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/C-M.1976.218439","article-title":"Program behavior and the page fault frequency replacement algorithm","author":"Chu","year":"1976","journal-title":"IEEE Comput."},{"key":"10.1016\/0165-6074(93)90254-I_BIB19","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MM.1986.304739","article-title":"The design and implementation of the MC68851 paged memory management unit","author":"Cohen","year":"1986","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB20","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/MM.1987.304982","article-title":"The architecture of a capability based microprocessor system","author":"Corsini","year":"1987","journal-title":"IEEE Micro"},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB21","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1145\/363095.363139","article-title":"Virtual memory, processes, and sharing in multics","volume":"11","author":"Daley","year":"1968","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB22","series-title":"Cryptography and Data Security","author":"Denning","year":"1982"},{"issue":"3","key":"10.1016\/0165-6074(93)90254-I_BIB23","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1145\/356571.356573","article-title":"Virtual memory","volume":"2","author":"Denning","year":"1970","journal-title":"Comput. Surv."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB24","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/TSE.1980.230464","article-title":"Working sets past and present","volume":"6","author":"Denning","year":"1980","journal-title":"IEEE Trans. Software Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB25","series-title":"Operating Systems Theory","author":"Denning","year":"1973"},{"key":"10.1016\/0165-6074(93)90254-I_BIB26","first-page":"924","article-title":"Multiprogrammed memory management","volume":"63","author":"Denning","year":"1975"},{"key":"10.1016\/0165-6074(93)90254-I_BIB27","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MM.1985.304507","article-title":"The Intel 80386, architecture and implementation","author":"El-Ayat","year":"1985","journal-title":"IEEE Micro"},{"issue":"7","key":"10.1016\/0165-6074(93)90254-I_BIB28","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1145\/361011.361070","article-title":"Capability-based addressing","volume":"17","author":"Fabry","year":"1974","journal-title":"Comm. ACM"},{"issue":"11","key":"10.1016\/0165-6074(93)90254-I_BIB29","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1145\/361179.361195","article-title":"Improving locality by critical working sets","volume":"17","author":"Ferrari","year":"1974","journal-title":"Comm. ACM"},{"issue":"3","key":"10.1016\/0165-6074(93)90254-I_BIB30","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/TSE.1983.236865","article-title":"VSWS: The variable-interval sampled working set policy","volume":"9","author":"Ferrari","year":"1983","journal-title":"IEEE Trans. Software Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB31","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1109\/TC.1973.5009130","article-title":"On the advantages of tagged architectures","volume":"22","author":"Feustel","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(93)90254-I_BIB32","series-title":"An Operating Systems Vademecum","author":"Finkel","year":"1988"},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB33","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/775265.775267","article-title":"The VMOS paging algorithm","volume":"8","author":"Fogel","year":"1974","journal-title":"ACM Operat. Syst. Rev."},{"key":"10.1016\/0165-6074(93)90254-I_BIB34","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MC.1987.1663508","article-title":"A survey of microprocessor architectures for memory management","author":"Furht","year":"1987","journal-title":"IEEE Comput."},{"key":"10.1016\/0165-6074(93)90254-I_BIB35","first-page":"39","article-title":"M68000 family memory management - part 1 and 2","author":"Gay","year":"1986","journal-title":"Electronic Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB36","series-title":"Proc. 7th Symp. on Operating System Principles","article-title":"Variable-length capabilities as a solution to the small object problem","author":"Gehringer","year":"1979"},{"key":"10.1016\/0165-6074(93)90254-I_BIB37","series-title":"Capability Architectures and Small Objects","author":"Gehringer","year":"1982"},{"issue":"6","key":"10.1016\/0165-6074(93)90254-I_BIB38","doi-asserted-by":"crossref","first-page":"575","DOI":"10.1109\/TSE.1979.230193","article-title":"Review and revocation of access privileges distributed through capabilities","volume":"5","author":"Gligor","year":"1979","journal-title":"IEEE Trans. Software Engrg."},{"issue":"3","key":"10.1016\/0165-6074(93)90254-I_BIB39","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1109\/JSSC.1984.1052145","article-title":"A VLSI memory management chip design consideration and experience","volume":"19","author":"Goksel","year":"1984","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0165-6074(93)90254-I_BIB40","series-title":"Proc. 1989 IEEE Symp. on Security and Privacy","article-title":"A secure identity-based capability system","author":"Gong","year":"1989"},{"issue":"10","key":"10.1016\/0165-6074(93)90254-I_BIB41","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/36205.36186","article-title":"Coherency for multi-processor virtual address caches","volume":"22","author":"Goodman","year":"1987","journal-title":"ACM Sigplan Notices"},{"key":"10.1016\/0165-6074(93)90254-I_BIB42","first-page":"417","article-title":"Protection-principles and practice","volume":"40","author":"Graham","year":"1972"},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB43","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1002\/spe.4380200104","article-title":"Fast allocation and deallocation of memory based on object lifetimes","volume":"20","author":"Hanson","year":"1990","journal-title":"Software Practice and Experience"},{"issue":"8","key":"10.1016\/0165-6074(93)90254-I_BIB44","doi-asserted-by":"crossref","first-page":"1176","DOI":"10.1109\/32.7627","article-title":"An analysis of some problems in managing virtual memory systems with fast secondary storage devices","volume":"14","author":"Hartley","year":"1988","journal-title":"IEEE Trans. Software Engrg."},{"issue":"11","key":"10.1016\/0165-6074(93)90254-I_BIB45","doi-asserted-by":"crossref","first-page":"1640","DOI":"10.1109\/32.9051","article-title":"Compile-time program restructing in multi-programmed virtual memory systems","volume":"14","author":"Hartley","year":"1988","journal-title":"IEEE Trans. Software Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB46","first-page":"237","article-title":"Marrying UNIX and the 80386","author":"Hensler","year":"1988","journal-title":"Byte"},{"issue":"10","key":"10.1016\/0165-6074(93)90254-I_BIB47","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1145\/362375.362392","article-title":"A class of dynamic memory allocation algorithms","volume":"16","author":"Hirschberg","year":"1973","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB48","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1016\/0164-1212(87)90040-9","article-title":"Analysis and development of demand prepaging policies","volume":"7","author":"Horspool","year":"1987","journal-title":"J. Systems and Software"},{"key":"10.1016\/0165-6074(93)90254-I_BIB49","first-page":"111","article-title":"Hash index helps manage large virtual memory","author":"Houdek","year":"1979","journal-title":"Electronics"},{"key":"10.1016\/0165-6074(93)90254-I_BIB50","series-title":"1990 IEEE Internat. Conf. on Computer Design","article-title":"Early resolution of address translation in cache design","author":"Hua","year":"1990"},{"key":"10.1016\/0165-6074(93)90254-I_BIB51","first-page":"55","article-title":"A designer's guide to virtual memory management","author":"Hudson","year":"1985","journal-title":"Electronic Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB52","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.1987.304875","article-title":"Introduction to the Clipper architecture","author":"Hunter","year":"1987","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB53","first-page":"219","article-title":"Overview of memory management","author":"Hyde","year":"1988","journal-title":"Byte"},{"issue":"3","key":"10.1016\/0165-6074(93)90254-I_BIB54","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/850697.850702","article-title":"Capability architecture revisited","volume":"14","author":"Jones","year":"1980","journal-title":"ACM Operat. Syst. Rev."},{"key":"10.1016\/0165-6074(93)90254-I_BIB55","first-page":"45","article-title":"The MC88100 RISC processor","author":"Jones","year":"1988","journal-title":"Electronic Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB56","first-page":"39","article-title":"The MC88200 - A cache and memory management unit for M88000 RISC processors","author":"Jones","year":"1989","journal-title":"Electronic Engrg."},{"issue":"2","key":"10.1016\/0165-6074(93)90254-I_BIB57","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TSE.1987.232892","article-title":"On access checking in capability-based systems","volume":"13","author":"Kain","year":"1987","journal-title":"IEEE Trans. Software Engr."},{"key":"10.1016\/0165-6074(93)90254-I_BIB58","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/40.87524","article-title":"Mutabor, a coprocessor supporting memory management in an object-oriented architecture","author":"Kaiser","year":"1988","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB59","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/40.52947","article-title":"Realizing the V80 and its system support functions","author":"Kaneko","year":"1990","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB60","article-title":"Improving security and performance for capability systems","author":"Karger","year":"1988"},{"key":"10.1016\/0165-6074(93)90254-I_BIB61","series-title":"Proc. 1989 IEEE Symp. on Security and Privacy","article-title":"New methods for immediate revocation","author":"Karger","year":"1989"},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB62","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1145\/357233.357239","article-title":"Tailored-list and recombination-delaying buddy systems","volume":"6","author":"Kaufman","year":"1984","journal-title":"ACM Trans. on Programming Languages and Systems"},{"key":"10.1016\/0165-6074(93)90254-I_BIB63","first-page":"27","article-title":"H32\/200: The development of a microprocessor architecture","author":"Kostiw","year":"1988","journal-title":"Electronic Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB64","first-page":"273","article-title":"Dynamic linking in OS\/2","author":"Letwin","year":"1988","journal-title":"Byte"},{"key":"10.1016\/0165-6074(93)90254-I_BIB65","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1002\/spe.4380120606","article-title":"An adaptive system for dynamic storage allocation","volume":"12","author":"Leverett","year":"1982","journal-title":"Software Practice and Experience"},{"key":"10.1016\/0165-6074(93)90254-I_BIB66","article-title":"Capability based computer systems","author":"Levy","year":"1984","journal-title":"Digital Press"},{"key":"10.1016\/0165-6074(93)90254-I_BIB67","first-page":"35","article-title":"Virtual memory management in the VAX\/VMS OS","author":"Levy","year":"1982"},{"issue":"4","key":"10.1016\/0165-6074(93)90254-I_BIB68","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1145\/356678.356682","article-title":"Operating system structures to support security and reliable software","volume":"8","author":"Linden","year":"1976","journal-title":"Comput. Surveys"},{"key":"10.1016\/0165-6074(93)90254-I_BIB69","article-title":"Locality swapping in a segmented virtual memory","author":"L\u00f6hr","year":"1979"},{"issue":"9","key":"10.1016\/0165-6074(93)90254-I_BIB70","doi-asserted-by":"crossref","first-page":"786","DOI":"10.1109\/TC.1984.1676495","article-title":"Capability based tagged architectures","volume":"33","author":"Lopriore","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(93)90254-I_BIB71","doi-asserted-by":"crossref","DOI":"10.1109\/MM.1983.291117","article-title":"Virtual memory and the MC68010","author":"MacGregor","year":"1983","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB72","series-title":"Operating Systems-Advanced Concepts","author":"Maekawa","year":"1987"},{"key":"10.1016\/0165-6074(93)90254-I_BIB73","first-page":"4","article-title":"Hewlett-Packard precision architecture: The processor","author":"Mahon","year":"1986","journal-title":"Hewlett-Packard J."},{"issue":"4","key":"10.1016\/0165-6074(93)90254-I_BIB74","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1147\/sj.104.0283","article-title":"Analysis of free-storage algorithms","volume":"10","author":"Margolin","year":"1971","journal-title":"IBM Systems J."},{"key":"10.1016\/0165-6074(93)90254-I_BIB75","first-page":"169","article-title":"Virtual memory management expands microprocessors","author":"Martin","year":"1983","journal-title":"Comput. Design"},{"key":"10.1016\/0165-6074(93)90254-I_BIB76","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/40.52948","article-title":"Microprocessor memory management units","author":"Milenkovic","year":"1990","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB77","series-title":"Proc. 1981 IEEE Symp. on Security and Privacy","article-title":"On the transport of privileges","author":"Minsky","year":"1981"},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB78","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/1067625.806549","article-title":"Measurements of sharing in multics","volume":"11","author":"Montgomery","year":"1977","journal-title":"ACM Operat. Syst. Rev."},{"key":"10.1016\/0165-6074(93)90254-I_BIB79","first-page":"101","article-title":"The Motorola 68020","author":"Mothersole","year":"1984","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB80","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/850708.850709","article-title":"A hardware implementation of capability-based addressing","volume":"14","author":"Myers","year":"1980","journal-title":"ACM Operat. Syst. Rev."},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB81","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1067625.806542","article-title":"The CAP filing system","volume":"11","author":"Needham","year":"1977","journal-title":"ACM Operat. Syst. Rev."},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB82","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1067625.806541","article-title":"The Cambridge CAP computer and its protection system","volume":"11","author":"Needham","year":"1977","journal-title":"ACM Operat. Syst. Rev."},{"issue":"11","key":"10.1016\/0165-6074(93)90254-I_BIB83","doi-asserted-by":"crossref","first-page":"864","DOI":"10.1145\/359863.359890","article-title":"Dynamic memory allocation in computer simulation","volume":"20","author":"Nielsen","year":"1977","journal-title":"Comm. ACM"},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB84","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/TSE.1983.236297","article-title":"Experiments on the knee criterion in a multiprogrammed computer system","volume":"9","author":"Nishigaki","year":"1983","journal-title":"IEEE Trans. Software Engrg."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB85","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1147\/rd.341.0023","article-title":"IBM RISC system\/6000 processor architecture","volume":"34","author":"Oehler","year":"1990","journal-title":"IBM J. Res. Develop."},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB86","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1145\/3532.3536","article-title":"Adaptive exact-fit storage management","volume":"28","author":"Oldehoeft","year":"1984","journal-title":"Comm. ACM"},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB87","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1093\/comjnl\/25.1.32","article-title":"Optimal fit of arbitrary sized segments","volume":"25","author":"Page","year":"1982","journal-title":"Comput. J."},{"key":"10.1016\/0165-6074(93)90254-I_BIB88","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1093\/comjnl\/27.1.18","article-title":"Analysis of a cyclic placement scheme","volume":"27","author":"Page","year":"1984","journal-title":"Comput. J."},{"issue":"6","key":"10.1016\/0165-6074(93)90254-I_BIB89","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1145\/359605.359626","article-title":"Buddy systems","volume":"20","author":"Peterson","year":"1977","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB90","series-title":"Operating System Concepts","author":"Peterson","year":"1982"},{"key":"10.1016\/0165-6074(93)90254-I_BIB91","first-page":"135","article-title":"Memory-management strategies suit different application areas","author":"Philips","year":"1984","journal-title":"EDN"},{"key":"10.1016\/0165-6074(93)90254-I_BIB92","first-page":"22","article-title":"The Z8000 microprocessor","author":"Philips","year":"1985","journal-title":"IEEE Micro"},{"key":"10.1016\/0165-6074(93)90254-I_BIB93","first-page":"232","article-title":"Memory management for a large operating system","volume":"17","author":"Pizzarello","year":"1984","journal-title":"Performance Evaluation Rev."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB94","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1147\/sj.281.0039","article-title":"Concepts of Enterprise systems architecture\/370","volume":"28","author":"Plambeck","year":"1989","journal-title":"IBM Systems J."},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB95","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1145\/360051.360231","article-title":"VMIN: An optimal variable space page replacement algorithm","volume":"19","author":"Prieve","year":"1976","journal-title":"Comm. ACM"},{"issue":"8","key":"10.1016\/0165-6074(93)90254-I_BIB96","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1109\/12.2242","article-title":"Machine-independent virtual memory management for paged uni-processor and multiprocessor architecture","volume":"37","author":"Rashid","year":"1988","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10.1016\/0165-6074(93)90254-I_BIB97","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1145\/361011.361067","article-title":"The protection and control of information sharing in multics","volume":"17","author":"Saltzer","year":"1974","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB98","first-page":"1278","article-title":"The protection of information in computer systems","volume":"63","author":"Saltzer","year":"1975"},{"key":"10.1016\/0165-6074(93)90254-I_BIB99","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1109\/C-M.1981.220301","article-title":"Design trade-offs in VAX-11 translation buffer organization","author":"Satyanarayanan","year":"1981","journal-title":"IEEE Comput."},{"issue":"1","key":"10.1016\/0165-6074(93)90254-I_BIB100","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1147\/sj.281.0015","article-title":"Enterprise systems architecture\/370: An architecture for multiple virtual space access and authorization","volume":"28","author":"Scalzi","year":"1989","journal-title":"IBM Systems J."},{"issue":"4","key":"10.1016\/0165-6074(93)90254-I_BIB101","doi-asserted-by":"crossref","first-page":"558","DOI":"10.1145\/355620.361164","article-title":"A weighted buddy system method for dynamic storage allocation","volume":"17","author":"Shen","year":"1974","journal-title":"Comm. ACM"},{"key":"10.1016\/0165-6074(93)90254-I_BIB102","series-title":"Operating Systems Concepts","author":"Silberschatz","year":"1988"},{"issue":"4","key":"10.1016\/0165-6074(93)90254-I_BIB103","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1147\/sj.264.0346","article-title":"The IBM RT PC romp processor and memory management architecture","volume":"26","author":"Simpson","year":"1987","journal-title":"IBM System J."},{"issue":"2","key":"10.1016\/0165-6074(93)90254-I_BIB104","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1145\/2786.2793","article-title":"Amortized efficiency of list update paging rules","volume":"28","author":"Sleator","year":"1985","journal-title":"Comm. ACM"},{"issue":"9","key":"10.1016\/0165-6074(93)90254-I_BIB105","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TC.1976.1674715","article-title":"A modified working set paging algorithm","volume":"25","author":"Smith","year":"1976","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"10.1016\/0165-6074(93)90254-I_BIB106","first-page":"39","article-title":"Bibliography on paging and related topics","volume":"14","author":"Smith","year":"1980","journal-title":"ACM Operat. Syst. Rev."},{"issue":"3","key":"10.1016\/0165-6074(93)90254-I_BIB107","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"Comput. Surveys"},{"key":"10.1016\/0165-6074(93)90254-I_BIB108","first-page":"131","article-title":"32 bit microprocessor chips offer system-like benefits","author":"Smith","year":"1985","journal-title":"EDN"},{"key":"10.1016\/0165-6074(93)90254-I_BIB109","series-title":"Internat. Conf. on Computers and Applications","first-page":"83","article-title":"Memory management algorithms for buffer pool systems","author":"Smith","year":"1987"},{"key":"10.1016\/0165-6074(93)90254-I_BIB110","series-title":"Program Behavior: Models and Measurements","author":"Spirn","year":"1977"},{"key":"10.1016\/0165-6074(93)90254-I_BIB111","series-title":"Data Structure Techniques","author":"Standish","year":"1980"},{"issue":"5","key":"10.1016\/0165-6074(93)90254-I_BIB112","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1145\/773379.806613","article-title":"Fast fits: New methods for dynamic storage allocation","volume":"17","author":"Stephenson","year":"1983","journal-title":"ACM Operat. Syst. Rev."},{"key":"10.1016\/0165-6074(93)90254-I_BIB113","first-page":"59","article-title":"The M68451 memory management unit","author":"Stockton","year":"1984","journal-title":"Electronic Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB114","series-title":"Operating Systems: Design and Implementation","author":"Tanenbaum","year":"1987"},{"key":"10.1016\/0165-6074(93)90254-I_BIB115","series-title":"1990 IEEE 17th Annual Internat. Symp. on Computer Architecture","article-title":"The TLB slice: A low-cost high-speed address translation mechanism","author":"Taylor","year":"1990"},{"key":"10.1016\/0165-6074(93)90254-I_BIB116","first-page":"8","article-title":"A high performance memory management scheme","author":"Thakkar","year":"1984","journal-title":"IEEE Comput."},{"key":"10.1016\/0165-6074(93)90254-I_BIB117","series-title":"Operating Systems-Design and Implementation","author":"Turner","year":"1986"},{"key":"10.1016\/0165-6074(93)90254-I_BIB118","series-title":"1989 IEEE 16th Annual Symp. on Computer Architecture","article-title":"Organization and performance of a two-level virtual-real cache hierarchy","author":"Wang","year":"1989"},{"issue":"10","key":"10.1016\/0165-6074(93)90254-I_BIB119","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1145\/51607.51619","article-title":"Quick fit: An efficient algorithm for heap storage management","volume":"23","author":"Weinstock","year":"1988","journal-title":"SIGPLAN Notices"},{"key":"10.1016\/0165-6074(93)90254-I_BIB120","first-page":"89","article-title":"Intel's 80386 architecture","author":"Wells","year":"1986","journal-title":"Byte"},{"issue":"2","key":"10.1016\/0165-6074(93)90254-I_BIB121","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1145\/1044748.1044750","article-title":"A new hardware capability architecture","volume":"14","author":"Wilkes","year":"1980","journal-title":"ACM Operat. Syst. Rev."},{"key":"10.1016\/0165-6074(93)90254-I_BIB122","series-title":"Proc. 13th Annual Internat. Symp. on Computer Architecture","article-title":"An incache address translation mechanism","author":"Wood","year":"1986"},{"key":"10.1016\/0165-6074(93)90254-I_BIB123","series-title":"1989 IEEE 16th Annual Internat. Symp. on Computer Architecture","article-title":"Supporting reference and dirty bits in spur's virtual address cache","author":"Wood","year":"1989"},{"issue":"2","key":"10.1016\/0165-6074(93)90254-I_BIB124","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/TSE.1984.5010221","article-title":"Access control with single-key-lock","volume":"10","author":"Wu","year":"1984","journal-title":"IEEE Trans. Software Engrg."},{"key":"10.1016\/0165-6074(93)90254-I_BIB125","first-page":"127","article-title":"Memory management units for 68000 architectures","author":"Zehr","year":"1986","journal-title":"Byte"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390254I?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390254I?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:22:13Z","timestamp":1551090133000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390254I"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,5]]},"references-count":125,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,5]]}},"alternative-id":["016560749390254I"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90254-i","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,5]]}}}