{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,8]],"date-time":"2023-01-08T02:51:09Z","timestamp":1673146269113},"reference-count":13,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1993,11,1]],"date-time":"1993-11-01T00:00:00Z","timestamp":752112000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,11]]},"DOI":"10.1016\/0165-6074(93)90257-l","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"1-15","source":"Crossref","is-referenced-by-count":10,"title":["Threaded prefetching: An adaptive instruction prefetch mechanism"],"prefix":"10.1016","volume":"39","author":[{"given":"Seong","family":"Baeg Kim","sequence":"first","affiliation":[]},{"given":"Myung","family":"Soon Park","sequence":"additional","affiliation":[]},{"given":"Sun-Ho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sang","family":"Lyul Min","sequence":"additional","affiliation":[]},{"given":"Heonshik","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Chong","family":"Sang Kim","sequence":"additional","affiliation":[]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90257-L_BIB1","article-title":"Cache performance of the SPEC benchmark suite","author":"Gee","year":"1991"},{"key":"10.1016\/0165-6074(93)90257-L_BIB2","article-title":"Aspects of cache memory and instruction buffer performance","author":"Hill","year":"1987","journal-title":"PhD thesis, University of California, Berkeley"},{"key":"10.1016\/0165-6074(93)90257-L_BIB3","series-title":"Proc. 16th Annual Internat. Symp. on Computer Architecture","first-page":"242","article-title":"Achieving high instruction cache performance with an optimizing compiler","author":"Hwu","year":"1989"},{"key":"10.1016\/0165-6074(93)90257-L_BIB4","series-title":"Proc. 17th Annual Internat. Symp. on Computer Architecture","first-page":"364","article-title":"Improving directed-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"Jouppi","year":"1990"},{"issue":"1","key":"10.1016\/0165-6074(93)90257-L_BIB5","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","volume":"17","author":"Lee","year":"1984","journal-title":"IEEE Comput."},{"key":"10.1016\/0165-6074(93)90257-L_BIB6","series-title":"Proc. Third Internat. Conf. on Architectural Support for Programming Languages and Operating Systems","first-page":"183","article-title":"Program optimization for instruction caches","author":"McFarling","year":"1989"},{"key":"10.1016\/0165-6074(93)90257-L_BIB7","series-title":"Proc. Fourth Internat. Conf. on Architectural Support for Programming Languages and Operating Systems","first-page":"75","article-title":"The effect of context switches on cache performance","author":"Mogul","year":"1991"},{"key":"10.1016\/0165-6074(93)90257-L_BIB8","series-title":"Proc. ACM SIGPLAN'90 Conf. on Programming Language Design and Implementation","first-page":"16","article-title":"Profile guided code positioning","author":"Pettis","year":"1990"},{"key":"10.1016\/0165-6074(93)90257-L_BIB9","series-title":"Proc. 17th Annual Internat. Symp. on Computer Architecture","first-page":"160","article-title":"The performance impact of block sizes and fetch strategies","author":"Przybylski","year":"1990"},{"key":"10.1016\/0165-6074(93)90257-L_BIB10","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/C-M.1978.218016","article-title":"Sequential program prefetching in memory hierarchies","author":"Smith","year":"1978","journal-title":"IEEE Comput."},{"issue":"3","key":"10.1016\/0165-6074(93)90257-L_BIB11","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surveys"},{"key":"10.1016\/0165-6074(93)90257-L_BIB12","series-title":"Proc. 8th Internat. Symp. on Computer Architecture","first-page":"443","article-title":"A study of branch prediction strategies","author":"Smith","year":"1981"},{"key":"10.1016\/0165-6074(93)90257-L_BIB13","article-title":"Tracing with pixie","author":"Smith","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390257L?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390257L?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:25:57Z","timestamp":1551090357000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390257L"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,11]]},"references-count":13,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,11]]}},"alternative-id":["016560749390257L"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90257-l","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,11]]}}}