{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T03:39:14Z","timestamp":1648611554604},"reference-count":18,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1993,10,1]],"date-time":"1993-10-01T00:00:00Z","timestamp":749433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1993,10]]},"DOI":"10.1016\/0165-6074(93)90262-j","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"225-241","source":"Crossref","is-referenced-by-count":4,"title":["Delay insensitive micro-pipelined combinational logic"],"prefix":"10.1016","volume":"36","author":[{"given":"Alessandro","family":"De Gloria","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Faraboschi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(93)90262-J_BIB1","series-title":"ASIC 92","article-title":"A standard cell set for delay insensitive VLSI design","author":"Antognetti","year":"1983"},{"key":"10.1016\/0165-6074(93)90262-J_BIB2","series-title":"Workshop on designing correct circuits","article-title":"Towards truly delay insensitive circuit realizations of process algebras","author":"Brown","year":"1990"},{"key":"10.1016\/0165-6074(93)90262-J_BIB3","article-title":"Translating concurrent communicating programs into delay insensitive circuits","author":"Brunvand","year":"1989"},{"key":"10.1016\/0165-6074(93)90262-J_BIB4","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(93)90180-S","article-title":"An asynchronous approach to the risc design of a micro-controller","author":"Costa","year":"1993"},{"key":"10.1016\/0165-6074(93)90262-J_BIB5","series-title":"EUROMICRO92","article-title":"A delay insensitive approach to the vlsi design of a dram controller","author":"De Gloria","year":"1992"},{"key":"10.1016\/0165-6074(93)90262-J_BIB6","article-title":"Translating programs into delay insensitive circuits","author":"Ebergen","year":"1987"},{"issue":"5","key":"10.1016\/0165-6074(93)90262-J_BIB7","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF02252954","article-title":"A formal approach to designing delay insensitive circuits","volume":"51","author":"Ebergen","year":"1991","journal-title":"Distributed Comput."},{"key":"10.1016\/0165-6074(93)90262-J_BIB8","series-title":"Introduction to Automata Theory, Languages and Computations","author":"Ullmann","year":"1979"},{"key":"10.1016\/0165-6074(93)90262-J_BIB9","first-page":"41","article-title":"Hierarchical design of delay insensitive systems","volume":"137","author":"Lam","year":"1990"},{"key":"10.1016\/0165-6074(93)90262-J_BIB10","series-title":"Technical report","article-title":"synthesis of asynchronous vlsi circuits","author":"Martin","year":"1990"},{"key":"10.1016\/0165-6074(93)90262-J_BIB11","article-title":"The design of a delay insensitive microprocessor","volume":"vol. 408","author":"Martin","year":"1989"},{"key":"10.1016\/0165-6074(93)90262-J_BIB12","series-title":"Sixth MIT Conference on Advanced Research in VLSI","article-title":"The limitations to delay insensitivity in asynchronous circuits","author":"Martin","year":"1990"},{"key":"10.1016\/0165-6074(93)90262-J_BIB13","article-title":"Designing delay insensitive vlsi architectures","author":"Olivieri","year":"1991"},{"key":"10.1016\/0165-6074(93)90262-J_BIB14","series-title":"Introduction to VLSI Systems","first-page":"218","article-title":"System timing","author":"Seitz","year":"1980"},{"key":"10.1016\/0165-6074(93)90262-J_BIB15","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","article-title":"Micropipelines","author":"Sutherland","year":"1989","journal-title":"Comm. ACM"},{"issue":"11","key":"10.1016\/0165-6074(93)90262-J_BIB16","first-page":"1186","article-title":"Automatic synthesis of asynchronous circuits from high level specification","volume":"8","author":"Messerschmitt","year":"1989","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0165-6074(93)90262-J_BIB17","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01660032","article-title":"A formal model for defining and classifying delay insensitive circuits and systems","volume":"1","author":"Udding","year":"1986","journal-title":"Distributed Comput."},{"key":"10.1016\/0165-6074(93)90262-J_BIB18","series-title":"Asynchronous Sequential Switching Circuits","author":"Unger","year":"1969"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390262J?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749390262J?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:53:29Z","timestamp":1552614809000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749390262J"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,10]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1993,10]]}},"alternative-id":["016560749390262J"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(93)90262-j","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1993,10]]}}}